Difference between revisions of "ChronoVu LA8"
Jump to navigation
Jump to search
Uwe Hermann (talk | contribs) m |
Uwe Hermann (talk | contribs) (ChronoVu LA8 photos.) |
||
| Line 1: | Line 1: | ||
The [http://www.chronovu.com/ ChronoVu LA8] is a USB-based 8-channel logic analyzer with up to 100MHz sampling rate. | [[File:Chronovu la8 device.jpg|thumb|right|ChronoVu LA8]] | ||
The [http://www.chronovu.com/ ChronoVu LA8] is a USB-based 8-channel logic analyzer with up to 100MHz sampling rate. It features a Xilinx CPLD for sampling, 8MB of built-in SDRAM to store the samples, and can trigger on low or high states of any combination of probes. After the 8MB sample buffer is full, the data is transferred to the host using an FTDI USB-to-serial chip. | |||
See [[ChronoVu LA8/Info]] for more details (such as '''lsusb -vvv''' output) about the device. | See [[ChronoVu LA8/Info]] for more details (such as '''lsusb -vvv''' output) about the device. | ||
== Hardware == | |||
* Xilinx XC2C256 CoolRunner-II CPLD | |||
* Micron MT48LC4M16A2 SDRAM (8 MByte) | |||
* FTDI FT245RL | |||
* LXH244A (buffer) | |||
* PT70151 | |||
== More photos == | |||
<gallery> | |||
File:Chronovu la8 device.jpg|<small>Device with probes</small> | |||
File:Chronovu la8 usb.jpg|<small>USB and LEDs</small> | |||
File:Chronovu la8 probes.jpg|<small>Probe connector</small> | |||
File:Chronovu la8 pcb front.jpg|<small>PCB, front</small> | |||
File:Chronovu la8 pcb back.jpg|<small>PCB, back</small> | |||
File:Chronovu la8 xilinx.jpg|<small>Xilinx CPLD</small> | |||
File:Chronovu la8 sdram mt48lc4m16a2.jpg|<small>SDRAM chip</small> | |||
File:Chronovu la8 ftdi ft245rl.jpg|<small>FTDI chip</small> | |||
</gallery> | |||
See also [ this flickr set] for more PCB photos of the device. | |||
Revision as of 21:41, 4 April 2011
The ChronoVu LA8 is a USB-based 8-channel logic analyzer with up to 100MHz sampling rate. It features a Xilinx CPLD for sampling, 8MB of built-in SDRAM to store the samples, and can trigger on low or high states of any combination of probes. After the 8MB sample buffer is full, the data is transferred to the host using an FTDI USB-to-serial chip.
See ChronoVu LA8/Info for more details (such as lsusb -vvv output) about the device.
Hardware
- Xilinx XC2C256 CoolRunner-II CPLD
- Micron MT48LC4M16A2 SDRAM (8 MByte)
- FTDI FT245RL
- LXH244A (buffer)
- PT70151
More photos
Device with probes
USB and LEDs
Probe connector
PCB, front
PCB, back
Xilinx CPLD
SDRAM chip
FTDI chip
See also [ this flickr set] for more PCB photos of the device.