]> sigrok.org Git - libsigrok.git/history - src/hardware/devantech-eth008
output/csv: use intermediate time_t var, silence compiler warning
[libsigrok.git] / src / hardware / devantech-eth008 /
2023-10-03 Gerhard Sittigdevantech-eth008: add more supported models, variable...
2023-09-25 Gerhard Sittigdevantech-eth008: make request for digital output optional
2023-09-25 Gerhard Sittigdevantech-eth008: support digital and analog input...
2023-09-25 Gerhard Sittigdevantech-eth008: declare more models, still digital...
2023-09-25 Gerhard Sittigdevantech-eth008: first driver implementation, relay...
2023-09-25 Gerhard Sittigdevantech-eth008: Initial driver skeleton.