]> sigrok.org Git - libsigrok.git/blame - src/hardware/hantek-dso/api.c
Build: Include <config.h> first in all source files
[libsigrok.git] / src / hardware / hantek-dso / api.c
CommitLineData
3b533202 1/*
50985c20 2 * This file is part of the libsigrok project.
3b533202
BV
3 *
4 * Copyright (C) 2012 Bert Vermeulen <bert@biot.com>
5 *
6 * This program is free software: you can redistribute it and/or modify
7 * it under the terms of the GNU General Public License as published by
8 * the Free Software Foundation, either version 3 of the License, or
9 * (at your option) any later version.
10 *
11 * This program is distributed in the hope that it will be useful,
12 * but WITHOUT ANY WARRANTY; without even the implied warranty of
13 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
14 * GNU General Public License for more details.
15 *
16 * You should have received a copy of the GNU General Public License
17 * along with this program. If not, see <http://www.gnu.org/licenses/>.
18 */
19
6ec6c43b 20#include <config.h>
3b533202
BV
21#include <stdio.h>
22#include <stdint.h>
23#include <stdlib.h>
24#include <sys/types.h>
25#include <sys/stat.h>
26#include <fcntl.h>
27#include <unistd.h>
28#include <string.h>
29#include <sys/time.h>
30#include <inttypes.h>
3b533202
BV
31#include <glib.h>
32#include <libusb.h>
c1aae900 33#include <libsigrok/libsigrok.h>
45c59c8b 34#include "libsigrok-internal.h"
3b533202
BV
35#include "dso.h"
36
fc8fe3e3
BV
37/* Max time in ms before we want to check on USB events */
38/* TODO tune this properly */
e98b7f1b 39#define TICK 1
3b533202 40
79917848
BV
41#define NUM_TIMEBASE 10
42#define NUM_VDIV 8
43
07ffa5b3
UH
44#define NUM_BUFFER_SIZES 2
45
584560f1 46static const uint32_t scanopts[] = {
624f5b4c
BV
47 SR_CONF_CONN,
48};
49
5ecd9049 50static const uint32_t drvopts[] = {
1953564a 51 SR_CONF_OSCILLOSCOPE,
933defaa
BV
52};
53
5ecd9049
BV
54static const uint32_t devopts[] = {
55 SR_CONF_CONTINUOUS | SR_CONF_SET,
56 SR_CONF_LIMIT_FRAMES | SR_CONF_SET,
933defaa
BV
57 SR_CONF_CONN | SR_CONF_GET,
58 SR_CONF_TIMEBASE | SR_CONF_GET | SR_CONF_SET | SR_CONF_LIST,
59 SR_CONF_BUFFERSIZE | SR_CONF_GET | SR_CONF_SET | SR_CONF_LIST,
60 SR_CONF_TRIGGER_SOURCE | SR_CONF_GET | SR_CONF_SET | SR_CONF_LIST,
61 SR_CONF_TRIGGER_SLOPE | SR_CONF_GET | SR_CONF_SET,
62 SR_CONF_HORIZ_TRIGGERPOS | SR_CONF_GET | SR_CONF_SET,
bf622e6d 63 SR_CONF_NUM_HDIV | SR_CONF_GET,
5827f61b 64 SR_CONF_NUM_VDIV | SR_CONF_GET,
3b533202
BV
65};
66
933defaa
BV
67static const uint32_t devopts_cg[] = {
68 SR_CONF_FILTER | SR_CONF_GET | SR_CONF_SET | SR_CONF_LIST,
69 SR_CONF_VDIV | SR_CONF_GET | SR_CONF_SET | SR_CONF_LIST,
70 SR_CONF_COUPLING | SR_CONF_GET | SR_CONF_SET | SR_CONF_LIST,
71};
72
ba7dd8bb 73static const char *channel_names[] = {
78693401 74 "CH1", "CH2",
3b533202
BV
75};
76
034accb5 77static const uint64_t buffersizes_32k[] = {
1a46cc62 78 (10 * 1024), (32 * 1024),
034accb5
BV
79};
80static const uint64_t buffersizes_512k[] = {
1a46cc62 81 (10 * 1024), (512 * 1024),
034accb5
BV
82};
83static const uint64_t buffersizes_14k[] = {
1a46cc62 84 (10 * 1024), (14 * 1024),
034accb5
BV
85};
86
62bb8840 87static const struct dso_profile dev_profiles[] = {
88a13f30 88 { 0x04b4, 0x2090, 0x04b5, 0x2090,
3b533202 89 "Hantek", "DSO-2090",
034accb5 90 buffersizes_32k,
7b78b2f7 91 FIRMWARE_DIR "/hantek-dso-2090.fw" },
88a13f30
BV
92 { 0x04b4, 0x2150, 0x04b5, 0x2150,
93 "Hantek", "DSO-2150",
034accb5 94 buffersizes_32k,
7b78b2f7 95 FIRMWARE_DIR "/hantek-dso-2150.fw" },
88a13f30
BV
96 { 0x04b4, 0x2250, 0x04b5, 0x2250,
97 "Hantek", "DSO-2250",
034accb5 98 buffersizes_512k,
7b78b2f7 99 FIRMWARE_DIR "/hantek-dso-2250.fw" },
88a13f30
BV
100 { 0x04b4, 0x5200, 0x04b5, 0x5200,
101 "Hantek", "DSO-5200",
034accb5 102 buffersizes_14k,
7b78b2f7 103 FIRMWARE_DIR "/hantek-dso-5200.fw" },
88a13f30
BV
104 { 0x04b4, 0x520a, 0x04b5, 0x520a,
105 "Hantek", "DSO-5200A",
034accb5 106 buffersizes_512k,
7b78b2f7 107 FIRMWARE_DIR "/hantek-dso-5200A.fw" },
034accb5 108 { 0, 0, 0, 0, 0, 0, 0, 0 },
a370ef19
BV
109};
110
86bb3f4a 111static const uint64_t timebases[][2] = {
a370ef19
BV
112 /* microseconds */
113 { 10, 1000000 },
114 { 20, 1000000 },
115 { 40, 1000000 },
116 { 100, 1000000 },
117 { 200, 1000000 },
118 { 400, 1000000 },
119 /* milliseconds */
120 { 1, 1000 },
121 { 2, 1000 },
122 { 4, 1000 },
123 { 10, 1000 },
124 { 20, 1000 },
125 { 40, 1000 },
126 { 100, 1000 },
127 { 200, 1000 },
128 { 400, 1000 },
a370ef19
BV
129};
130
86bb3f4a 131static const uint64_t vdivs[][2] = {
313deed2
BV
132 /* millivolts */
133 { 10, 1000 },
134 { 20, 1000 },
135 { 50, 1000 },
136 { 100, 1000 },
137 { 200, 1000 },
138 { 500, 1000 },
139 /* volts */
140 { 1, 1 },
141 { 2, 1 },
142 { 5, 1 },
313deed2
BV
143};
144
62bb8840 145static const char *trigger_sources[] = {
a370ef19
BV
146 "CH1",
147 "CH2",
148 "EXT",
88a13f30 149 /* TODO: forced */
a370ef19 150};
3b533202 151
933defaa
BV
152static const char *trigger_slopes[] = {
153 "r",
154 "f",
ebb781a6
BV
155};
156
62bb8840 157static const char *coupling[] = {
b58fbd99
BV
158 "AC",
159 "DC",
160 "GND",
b58fbd99
BV
161};
162
982947f7 163SR_PRIV struct sr_dev_driver hantek_dso_driver_info;
e98b7f1b 164
6078d2c9 165static int dev_acquisition_stop(struct sr_dev_inst *sdi, void *cb_data);
3b533202 166
395206f4 167static struct sr_dev_inst *dso_dev_new(const struct dso_profile *prof)
3b533202
BV
168{
169 struct sr_dev_inst *sdi;
ba7dd8bb 170 struct sr_channel *ch;
933defaa 171 struct sr_channel_group *cg;
269971dd
BV
172 struct drv_context *drvc;
173 struct dev_context *devc;
dcd438ee 174 unsigned int i;
3b533202 175
aac29cc1 176 sdi = g_malloc0(sizeof(struct sr_dev_inst));
0af636be
UH
177 sdi->status = SR_ST_INITIALIZING;
178 sdi->vendor = g_strdup(prof->vendor);
179 sdi->model = g_strdup(prof->model);
4f840ce9 180 sdi->driver = &hantek_dso_driver_info;
3b533202 181
e98b7f1b 182 /*
ba7dd8bb 183 * Add only the real channels -- EXT isn't a source of data, only
87ca93c5
BV
184 * a trigger source internal to the device.
185 */
0f34cb47 186 for (i = 0; i < ARRAY_SIZE(channel_names); i++) {
5e23fcab 187 ch = sr_channel_new(sdi, i, SR_CHANNEL_ANALOG, TRUE, channel_names[i]);
933defaa
BV
188 cg = g_malloc0(sizeof(struct sr_channel_group));
189 cg->name = g_strdup(channel_names[i]);
190 cg->channels = g_slist_append(cg->channels, ch);
191 sdi->channel_groups = g_slist_append(sdi->channel_groups, cg);
87ca93c5
BV
192 }
193
933defaa 194 devc = g_malloc0(sizeof(struct dev_context));
269971dd
BV
195 devc->profile = prof;
196 devc->dev_state = IDLE;
197 devc->timebase = DEFAULT_TIMEBASE;
198 devc->ch1_enabled = TRUE;
199 devc->ch2_enabled = TRUE;
933defaa
BV
200 devc->voltage[0] = DEFAULT_VOLTAGE;
201 devc->voltage[1] = DEFAULT_VOLTAGE;
202 devc->coupling[0] = DEFAULT_COUPLING;
203 devc->coupling[1] = DEFAULT_COUPLING;
269971dd
BV
204 devc->voffset_ch1 = DEFAULT_VERT_OFFSET;
205 devc->voffset_ch2 = DEFAULT_VERT_OFFSET;
206 devc->voffset_trigger = DEFAULT_VERT_TRIGGERPOS;
207 devc->framesize = DEFAULT_FRAMESIZE;
208 devc->triggerslope = SLOPE_POSITIVE;
209 devc->triggersource = g_strdup(DEFAULT_TRIGGER_SOURCE);
210 devc->triggerposition = DEFAULT_HORIZ_TRIGGERPOS;
211 sdi->priv = devc;
41812aca 212 drvc = hantek_dso_driver_info.context;
269971dd 213 drvc->instances = g_slist_append(drvc->instances, sdi);
3b533202
BV
214
215 return sdi;
216}
217
ba7dd8bb 218static int configure_channels(const struct sr_dev_inst *sdi)
3b533202 219{
014359e3 220 struct dev_context *devc;
ba7dd8bb 221 struct sr_channel *ch;
62bb8840 222 const GSList *l;
69e19dd7 223 int p;
3b533202 224
014359e3
BV
225 devc = sdi->priv;
226
ba7dd8bb 227 g_slist_free(devc->enabled_channels);
269971dd 228 devc->ch1_enabled = devc->ch2_enabled = FALSE;
ba7dd8bb
UH
229 for (l = sdi->channels, p = 0; l; l = l->next, p++) {
230 ch = l->data;
69e19dd7 231 if (p == 0)
ba7dd8bb 232 devc->ch1_enabled = ch->enabled;
69e19dd7 233 else
ba7dd8bb
UH
234 devc->ch2_enabled = ch->enabled;
235 if (ch->enabled)
236 devc->enabled_channels = g_slist_append(devc->enabled_channels, ch);
3b533202
BV
237 }
238
239 return SR_OK;
240}
241
949b3dc0 242static void clear_dev_context(void *priv)
39cfdd75 243{
269971dd 244 struct dev_context *devc;
39cfdd75 245
949b3dc0
BV
246 devc = priv;
247 g_free(devc->triggersource);
ba7dd8bb 248 g_slist_free(devc->enabled_channels);
39cfdd75 249
949b3dc0 250}
39cfdd75 251
4f840ce9 252static int dev_clear(const struct sr_dev_driver *di)
949b3dc0
BV
253{
254 return std_dev_clear(di, clear_dev_context);
39cfdd75
BV
255}
256
4f840ce9 257static int init(struct sr_dev_driver *di, struct sr_context *sr_ctx)
61136ea6 258{
f6beaac5 259 return std_init(sr_ctx, di, LOG_PREFIX);
61136ea6
BV
260}
261
4f840ce9 262static GSList *scan(struct sr_dev_driver *di, GSList *options)
3b533202 263{
269971dd
BV
264 struct drv_context *drvc;
265 struct dev_context *devc;
294dbac7 266 struct sr_dev_inst *sdi;
46a743c1
BV
267 struct sr_usb_dev_inst *usb;
268 struct sr_config *src;
294dbac7
BV
269 const struct dso_profile *prof;
270 GSList *l, *devices, *conn_devices;
39cfdd75 271 struct libusb_device_descriptor des;
3b533202 272 libusb_device **devlist;
395206f4 273 int ret, i, j;
46a743c1 274 const char *conn;
395206f4 275 char connection_id[64];
e98b7f1b 276
41812aca 277 drvc = di->context;
39cfdd75 278
4b97c74e
UH
279 devices = 0;
280
294dbac7
BV
281 conn = NULL;
282 for (l = options; l; l = l->next) {
283 src = l->data;
284 if (src->key == SR_CONF_CONN) {
285 conn = g_variant_get_string(src->data, NULL);
286 break;
287 }
288 }
289 if (conn)
290 conn_devices = sr_usb_find(drvc->sr_ctx->libusb_ctx, conn);
291 else
292 conn_devices = NULL;
293
39cfdd75 294 /* Find all Hantek DSO devices and upload firmware to all of them. */
d4abb463 295 libusb_get_device_list(drvc->sr_ctx->libusb_ctx, &devlist);
3b533202 296 for (i = 0; devlist[i]; i++) {
46a743c1 297 if (conn) {
294dbac7
BV
298 usb = NULL;
299 for (l = conn_devices; l; l = l->next) {
300 usb = l->data;
301 if (usb->bus == libusb_get_bus_number(devlist[i])
302 && usb->address == libusb_get_device_address(devlist[i]))
303 break;
304 }
305 if (!l)
306 /* This device matched none of the ones that
307 * matched the conn specification. */
308 continue;
46a743c1 309 }
294dbac7 310
61136ea6 311 if ((ret = libusb_get_device_descriptor(devlist[i], &des))) {
d4928d71 312 sr_err("Failed to get device descriptor: %s.",
46a743c1 313 libusb_error_name(ret));
3b533202
BV
314 continue;
315 }
316
395206f4
SA
317 usb_get_port_path(devlist[i], connection_id, sizeof(connection_id));
318
3b533202
BV
319 prof = NULL;
320 for (j = 0; dev_profiles[j].orig_vid; j++) {
321 if (des.idVendor == dev_profiles[j].orig_vid
322 && des.idProduct == dev_profiles[j].orig_pid) {
323 /* Device matches the pre-firmware profile. */
324 prof = &dev_profiles[j];
e98b7f1b 325 sr_dbg("Found a %s %s.", prof->vendor, prof->model);
395206f4
SA
326 sdi = dso_dev_new(prof);
327 sdi->connection_id = g_strdup(connection_id);
39cfdd75 328 devices = g_slist_append(devices, sdi);
269971dd 329 devc = sdi->priv;
3b533202
BV
330 if (ezusb_upload_firmware(devlist[i], USB_CONFIGURATION,
331 prof->firmware) == SR_OK)
332 /* Remember when the firmware on this device was updated */
269971dd 333 devc->fw_updated = g_get_monotonic_time();
3b533202 334 else
395206f4 335 sr_err("Firmware upload failed");
3b533202 336 /* Dummy USB address of 0xff will get overwritten later. */
c118080b 337 sdi->conn = sr_usb_dev_inst_new(
3b533202 338 libusb_get_bus_number(devlist[i]), 0xff, NULL);
3b533202
BV
339 break;
340 } else if (des.idVendor == dev_profiles[j].fw_vid
341 && des.idProduct == dev_profiles[j].fw_pid) {
342 /* Device matches the post-firmware profile. */
343 prof = &dev_profiles[j];
e98b7f1b 344 sr_dbg("Found a %s %s.", prof->vendor, prof->model);
395206f4
SA
345 sdi = dso_dev_new(prof);
346 sdi->connection_id = g_strdup(connection_id);
3b533202 347 sdi->status = SR_ST_INACTIVE;
39cfdd75 348 devices = g_slist_append(devices, sdi);
d0eec1ee 349 sdi->inst_type = SR_INST_USB;
c118080b 350 sdi->conn = sr_usb_dev_inst_new(
3b533202
BV
351 libusb_get_bus_number(devlist[i]),
352 libusb_get_device_address(devlist[i]), NULL);
3b533202
BV
353 break;
354 }
355 }
356 if (!prof)
357 /* not a supported VID/PID */
358 continue;
359 }
360 libusb_free_device_list(devlist, 1);
361
39cfdd75 362 return devices;
3b533202
BV
363}
364
4f840ce9 365static GSList *dev_list(const struct sr_dev_driver *di)
811deee4 366{
41812aca 367 return ((struct drv_context *)(di->context))->instances;
811deee4
BV
368}
369
6078d2c9 370static int dev_open(struct sr_dev_inst *sdi)
3b533202 371{
269971dd 372 struct dev_context *devc;
c118080b 373 struct sr_usb_dev_inst *usb;
fc8fe3e3
BV
374 int64_t timediff_us, timediff_ms;
375 int err;
3b533202 376
269971dd 377 devc = sdi->priv;
c118080b 378 usb = sdi->conn;
3b533202
BV
379
380 /*
e98b7f1b
UH
381 * If the firmware was recently uploaded, wait up to MAX_RENUM_DELAY_MS
382 * for the FX2 to renumerate.
3b533202 383 */
fc8fe3e3 384 err = SR_ERR;
269971dd 385 if (devc->fw_updated > 0) {
e98b7f1b
UH
386 sr_info("Waiting for device to reset.");
387 /* Takes >= 300ms for the FX2 to be gone from the USB bus. */
3b533202 388 g_usleep(300 * 1000);
fc8fe3e3
BV
389 timediff_ms = 0;
390 while (timediff_ms < MAX_RENUM_DELAY_MS) {
25a0f108 391 if ((err = dso_open(sdi)) == SR_OK)
3b533202
BV
392 break;
393 g_usleep(100 * 1000);
269971dd 394 timediff_us = g_get_monotonic_time() - devc->fw_updated;
fc8fe3e3 395 timediff_ms = timediff_us / 1000;
e98b7f1b 396 sr_spew("Waited %" PRIi64 " ms.", timediff_ms);
3b533202 397 }
6433156c 398 sr_info("Device came back after %" PRIi64 " ms.", timediff_ms);
3b533202 399 } else {
25a0f108 400 err = dso_open(sdi);
3b533202
BV
401 }
402
403 if (err != SR_OK) {
e98b7f1b 404 sr_err("Unable to open device.");
3b533202
BV
405 return SR_ERR;
406 }
407
c118080b 408 err = libusb_claim_interface(usb->devhdl, USB_INTERFACE);
3b533202 409 if (err != 0) {
d4928d71 410 sr_err("Unable to claim interface: %s.",
46a743c1 411 libusb_error_name(err));
3b533202
BV
412 return SR_ERR;
413 }
414
415 return SR_OK;
416}
417
6078d2c9 418static int dev_close(struct sr_dev_inst *sdi)
3b533202 419{
3b533202
BV
420 dso_close(sdi);
421
422 return SR_OK;
423}
424
4f840ce9 425static int cleanup(const struct sr_dev_driver *di)
3b533202 426{
4f840ce9 427 return dev_clear(di);
3b533202
BV
428}
429
584560f1 430static int config_get(uint32_t key, GVariant **data, const struct sr_dev_inst *sdi,
53b4680f 431 const struct sr_channel_group *cg)
79917848 432{
933defaa 433 struct dev_context *devc;
624f5b4c 434 struct sr_usb_dev_inst *usb;
933defaa
BV
435 char str[128], *s;
436 const uint64_t *vdiv;
437 int ch_idx;
79917848 438
584560f1 439 switch (key) {
bf622e6d 440 case SR_CONF_NUM_HDIV:
79917848
BV
441 *data = g_variant_new_int32(NUM_TIMEBASE);
442 break;
443 case SR_CONF_NUM_VDIV:
444 *data = g_variant_new_int32(NUM_VDIV);
445 break;
933defaa
BV
446 }
447
448 if (!sdi)
449 return SR_ERR_ARG;
450
451 devc = sdi->priv;
452 if (!cg) {
453 switch (key) {
454 case SR_CONF_CONN:
455 if (!sdi->conn)
456 return SR_ERR_ARG;
457 usb = sdi->conn;
458 if (usb->address == 255)
459 /* Device still needs to re-enumerate after firmware
460 * upload, so we don't know its (future) address. */
461 return SR_ERR;
462 snprintf(str, 128, "%d.%d", usb->bus, usb->address);
463 *data = g_variant_new_string(str);
464 break;
465 case SR_CONF_TIMEBASE:
466 *data = g_variant_new("(tt)", timebases[devc->timebase][0],
467 timebases[devc->timebase][1]);
468 break;
469 case SR_CONF_BUFFERSIZE:
470 *data = g_variant_new_uint64(devc->framesize);
471 break;
472 case SR_CONF_TRIGGER_SOURCE:
473 *data = g_variant_new_string(devc->triggersource);
474 break;
475 case SR_CONF_TRIGGER_SLOPE:
c442ffda 476 s = (devc->triggerslope == SLOPE_POSITIVE) ? "r" : "f";
933defaa
BV
477 *data = g_variant_new_string(s);
478 break;
479 case SR_CONF_HORIZ_TRIGGERPOS:
480 *data = g_variant_new_double(devc->triggerposition);
481 break;
482 default:
483 return SR_ERR_NA;
484 }
485 } else {
486 if (sdi->channel_groups->data == cg)
487 ch_idx = 0;
488 else if (sdi->channel_groups->next->data == cg)
489 ch_idx = 1;
490 else
491 return SR_ERR_ARG;
0c5f2abc 492 switch (key) {
933defaa
BV
493 case SR_CONF_FILTER:
494 *data = g_variant_new_boolean(devc->filter[ch_idx]);
495 break;
496 case SR_CONF_VDIV:
497 vdiv = vdivs[devc->voltage[ch_idx]];
498 *data = g_variant_new("(tt)", vdiv[0], vdiv[1]);
499 break;
500 case SR_CONF_COUPLING:
501 *data = g_variant_new_string(coupling[devc->coupling[ch_idx]]);
502 break;
503 }
79917848
BV
504 }
505
506 return SR_OK;
507}
508
584560f1 509static int config_set(uint32_t key, GVariant *data, const struct sr_dev_inst *sdi,
53b4680f 510 const struct sr_channel_group *cg)
3b533202 511{
269971dd 512 struct dev_context *devc;
f627afd6 513 double tmp_double;
86bb3f4a 514 uint64_t tmp_u64, p, q;
933defaa 515 int tmp_int, ch_idx, ret;
f627afd6
BV
516 unsigned int i;
517 const char *tmp_str;
8f996b89 518
3b533202 519 if (sdi->status != SR_ST_ACTIVE)
e73ffd42 520 return SR_ERR_DEV_CLOSED;
3b533202 521
a370ef19 522 ret = SR_OK;
269971dd 523 devc = sdi->priv;
933defaa
BV
524 if (!cg) {
525 switch (key) {
526 case SR_CONF_LIMIT_FRAMES:
527 devc->limit_frames = g_variant_get_uint64(data);
528 break;
529 case SR_CONF_TRIGGER_SLOPE:
530 tmp_str = g_variant_get_string(data, NULL);
531 if (!tmp_str || !(tmp_str[0] == 'f' || tmp_str[0] == 'r'))
532 return SR_ERR_ARG;
533 devc->triggerslope = (tmp_str[0] == 'r')
534 ? SLOPE_POSITIVE : SLOPE_NEGATIVE;
535 break;
536 case SR_CONF_HORIZ_TRIGGERPOS:
537 tmp_double = g_variant_get_double(data);
538 if (tmp_double < 0.0 || tmp_double > 1.0) {
539 sr_err("Trigger position should be between 0.0 and 1.0.");
540 ret = SR_ERR_ARG;
541 } else
542 devc->triggerposition = tmp_double;
543 break;
544 case SR_CONF_BUFFERSIZE:
545 tmp_u64 = g_variant_get_uint64(data);
07ffa5b3 546 for (i = 0; i < NUM_BUFFER_SIZES; i++) {
933defaa
BV
547 if (devc->profile->buffersizes[i] == tmp_u64) {
548 devc->framesize = tmp_u64;
549 break;
550 }
a370ef19 551 }
07ffa5b3 552 if (i == NUM_BUFFER_SIZES)
933defaa
BV
553 ret = SR_ERR_ARG;
554 break;
555 case SR_CONF_TIMEBASE:
556 g_variant_get(data, "(tt)", &p, &q);
557 tmp_int = -1;
558 for (i = 0; i < ARRAY_SIZE(timebases); i++) {
559 if (timebases[i][0] == p && timebases[i][1] == q) {
560 tmp_int = i;
561 break;
562 }
a370ef19 563 }
933defaa
BV
564 if (tmp_int >= 0)
565 devc->timebase = tmp_int;
566 else
ebb781a6 567 ret = SR_ERR_ARG;
933defaa
BV
568 break;
569 case SR_CONF_TRIGGER_SOURCE:
570 tmp_str = g_variant_get_string(data, NULL);
571 for (i = 0; trigger_sources[i]; i++) {
572 if (!strcmp(tmp_str, trigger_sources[i])) {
573 devc->triggersource = g_strdup(tmp_str);
574 break;
575 }
ebb781a6 576 }
933defaa
BV
577 if (trigger_sources[i] == 0)
578 ret = SR_ERR_ARG;
579 break;
580 default:
581 ret = SR_ERR_NA;
582 break;
ebb781a6 583 }
933defaa
BV
584 } else {
585 if (sdi->channel_groups->data == cg)
586 ch_idx = 0;
587 else if (sdi->channel_groups->next->data == cg)
588 ch_idx = 1;
589 else
590 return SR_ERR_ARG;
591 switch (key) {
592 case SR_CONF_FILTER:
593 devc->filter[ch_idx] = g_variant_get_boolean(data);
594 break;
595 case SR_CONF_VDIV:
596 g_variant_get(data, "(tt)", &p, &q);
597 tmp_int = -1;
598 for (i = 0; i < ARRAY_SIZE(vdivs); i++) {
599 if (vdivs[i][0] == p && vdivs[i][1] == q) {
600 tmp_int = i;
601 break;
602 }
313deed2 603 }
933defaa
BV
604 if (tmp_int >= 0) {
605 devc->voltage[ch_idx] = tmp_int;
606 } else
607 ret = SR_ERR_ARG;
608 break;
609 case SR_CONF_COUPLING:
610 tmp_str = g_variant_get_string(data, NULL);
611 for (i = 0; coupling[i]; i++) {
612 if (!strcmp(tmp_str, coupling[i])) {
613 devc->coupling[ch_idx] = i;
614 break;
615 }
b58fbd99 616 }
933defaa
BV
617 if (coupling[i] == 0)
618 ret = SR_ERR_ARG;
619 break;
620 default:
621 ret = SR_ERR_NA;
622 break;
b58fbd99 623 }
3b533202
BV
624 }
625
626 return ret;
627}
628
584560f1 629static int config_list(uint32_t key, GVariant **data, const struct sr_dev_inst *sdi,
53b4680f 630 const struct sr_channel_group *cg)
a1c743fc 631{
034accb5 632 struct dev_context *devc;
3973ee26
BV
633 GVariant *tuple, *rational[2];
634 GVariantBuilder gvb;
635 unsigned int i;
a1c743fc 636
933defaa 637 if (key == SR_CONF_SCAN_OPTIONS) {
584560f1
BV
638 *data = g_variant_new_fixed_array(G_VARIANT_TYPE_UINT32,
639 scanopts, ARRAY_SIZE(scanopts), sizeof(uint32_t));
933defaa
BV
640 return SR_OK;
641 } else if (key == SR_CONF_DEVICE_OPTIONS && !sdi) {
584560f1 642 *data = g_variant_new_fixed_array(G_VARIANT_TYPE_UINT32,
5ecd9049 643 drvopts, ARRAY_SIZE(drvopts), sizeof(uint32_t));
933defaa
BV
644 return SR_OK;
645 }
646
647 if (!sdi)
648 return SR_ERR_ARG;
649
650 if (!cg) {
93b118da 651 switch (key) {
933defaa
BV
652 case SR_CONF_DEVICE_OPTIONS:
653 *data = g_variant_new_fixed_array(G_VARIANT_TYPE_UINT32,
5ecd9049 654 devopts, ARRAY_SIZE(devopts), sizeof(uint32_t));
933defaa
BV
655 break;
656 case SR_CONF_BUFFERSIZE:
657 if (!sdi)
658 return SR_ERR_ARG;
659 devc = sdi->priv;
660 *data = g_variant_new_fixed_array(G_VARIANT_TYPE_UINT64,
07ffa5b3 661 devc->profile->buffersizes, NUM_BUFFER_SIZES, sizeof(uint64_t));
933defaa
BV
662 break;
663 case SR_CONF_TIMEBASE:
664 g_variant_builder_init(&gvb, G_VARIANT_TYPE_ARRAY);
665 for (i = 0; i < ARRAY_SIZE(timebases); i++) {
666 rational[0] = g_variant_new_uint64(timebases[i][0]);
667 rational[1] = g_variant_new_uint64(timebases[i][1]);
668 tuple = g_variant_new_tuple(rational, 2);
669 g_variant_builder_add_value(&gvb, tuple);
670 }
671 *data = g_variant_builder_end(&gvb);
672 break;
673 case SR_CONF_TRIGGER_SOURCE:
674 *data = g_variant_new_strv(trigger_sources,
675 ARRAY_SIZE(trigger_sources));
676 break;
677 case SR_CONF_TRIGGER_SLOPE:
678 *data = g_variant_new_strv(trigger_slopes,
679 ARRAY_SIZE(trigger_slopes));
680 break;
681 default:
682 return SR_ERR_NA;
3973ee26 683 }
933defaa 684 } else {
93b118da 685 switch (key) {
933defaa
BV
686 case SR_CONF_DEVICE_OPTIONS:
687 *data = g_variant_new_fixed_array(G_VARIANT_TYPE_UINT32,
688 devopts_cg, ARRAY_SIZE(devopts_cg), sizeof(uint32_t));
689 break;
690 case SR_CONF_COUPLING:
691 *data = g_variant_new_strv(coupling, ARRAY_SIZE(coupling));
692 break;
693 case SR_CONF_VDIV:
694 g_variant_builder_init(&gvb, G_VARIANT_TYPE_ARRAY);
695 for (i = 0; i < ARRAY_SIZE(vdivs); i++) {
696 rational[0] = g_variant_new_uint64(vdivs[i][0]);
697 rational[1] = g_variant_new_uint64(vdivs[i][1]);
698 tuple = g_variant_new_tuple(rational, 2);
699 g_variant_builder_add_value(&gvb, tuple);
700 }
701 *data = g_variant_builder_end(&gvb);
702 break;
703 default:
704 return SR_ERR_NA;
3973ee26 705 }
a1c743fc
BV
706 }
707
708 return SR_OK;
709}
710
69e19dd7 711static void send_chunk(struct sr_dev_inst *sdi, unsigned char *buf,
e749a8cb 712 int num_samples)
3b533202
BV
713{
714 struct sr_datafeed_packet packet;
715 struct sr_datafeed_analog analog;
69e19dd7 716 struct dev_context *devc;
c5841b28 717 float ch1, ch2, range;
ba7dd8bb 718 int num_channels, data_offset, i;
3b533202 719
69e19dd7 720 devc = sdi->priv;
ba7dd8bb 721 num_channels = (devc->ch1_enabled && devc->ch2_enabled) ? 2 : 1;
3b533202
BV
722 packet.type = SR_DF_ANALOG;
723 packet.payload = &analog;
6e71ef3b 724 /* TODO: support for 5xxx series 9-bit samples */
ba7dd8bb 725 analog.channels = devc->enabled_channels;
e749a8cb 726 analog.num_samples = num_samples;
9956f285
UH
727 analog.mq = SR_MQ_VOLTAGE;
728 analog.unit = SR_UNIT_VOLT;
cf49d66b 729 analog.mqflags = 0;
886a52b6 730 /* TODO: Check malloc return value. */
ba7dd8bb 731 analog.data = g_try_malloc(analog.num_samples * sizeof(float) * num_channels);
6e71ef3b 732 data_offset = 0;
3b533202 733 for (i = 0; i < analog.num_samples; i++) {
e98b7f1b
UH
734 /*
735 * The device always sends data for both channels. If a channel
6e71ef3b 736 * is disabled, it contains a copy of the enabled channel's
e98b7f1b
UH
737 * data. However, we only send the requested channels to
738 * the bus.
c5841b28 739 *
e98b7f1b
UH
740 * Voltage values are encoded as a value 0-255 (0-512 on the
741 * DSO-5200*), where the value is a point in the range
742 * represented by the vdiv setting. There are 8 vertical divs,
743 * so e.g. 500mV/div represents 4V peak-to-peak where 0 = -2V
744 * and 255 = +2V.
6e71ef3b 745 */
e98b7f1b 746 /* TODO: Support for DSO-5xxx series 9-bit samples. */
269971dd 747 if (devc->ch1_enabled) {
933defaa 748 range = ((float)vdivs[devc->voltage[0]][0] / vdivs[devc->voltage[0]][1]) * 8;
e749a8cb 749 ch1 = range / 255 * *(buf + i * 2 + 1);
c5841b28
BV
750 /* Value is centered around 0V. */
751 ch1 -= range / 2;
6e71ef3b
BV
752 analog.data[data_offset++] = ch1;
753 }
269971dd 754 if (devc->ch2_enabled) {
933defaa 755 range = ((float)vdivs[devc->voltage[1]][0] / vdivs[devc->voltage[1]][1]) * 8;
e749a8cb 756 ch2 = range / 255 * *(buf + i * 2);
c5841b28 757 ch2 -= range / 2;
6e71ef3b
BV
758 analog.data[data_offset++] = ch2;
759 }
3b533202 760 }
269971dd 761 sr_session_send(devc->cb_data, &packet);
1e6b5b93 762 g_free(analog.data);
e749a8cb
BV
763}
764
e98b7f1b
UH
765/*
766 * Called by libusb (as triggered by handle_event()) when a transfer comes in.
e749a8cb 767 * Only channel data comes in asynchronously, and all transfers for this are
e98b7f1b 768 * queued up beforehand, so this just needs to chuck the incoming data onto
e749a8cb
BV
769 * the libsigrok session bus.
770 */
55462b8b 771static void LIBUSB_CALL receive_transfer(struct libusb_transfer *transfer)
e749a8cb
BV
772{
773 struct sr_datafeed_packet packet;
69e19dd7 774 struct sr_dev_inst *sdi;
269971dd 775 struct dev_context *devc;
e749a8cb
BV
776 int num_samples, pre;
777
69e19dd7
BV
778 sdi = transfer->user_data;
779 devc = sdi->priv;
d4007311 780 sr_spew("receive_transfer(): status %d received %d bytes.",
46a743c1 781 transfer->status, transfer->actual_length);
e749a8cb
BV
782
783 if (transfer->actual_length == 0)
784 /* Nothing to send to the bus. */
785 return;
786
787 num_samples = transfer->actual_length / 2;
788
d4007311 789 sr_spew("Got %d-%d/%d samples in frame.", devc->samp_received + 1,
46a743c1 790 devc->samp_received + num_samples, devc->framesize);
e749a8cb 791
e98b7f1b
UH
792 /*
793 * The device always sends a full frame, but the beginning of the frame
e749a8cb
BV
794 * doesn't represent the trigger point. The offset at which the trigger
795 * happened came in with the capture state, so we need to start sending
e98b7f1b
UH
796 * from there up the session bus. The samples in the frame buffer
797 * before that trigger point came after the end of the device's frame
798 * buffer was reached, and it wrapped around to overwrite up until the
799 * trigger point.
e749a8cb 800 */
269971dd 801 if (devc->samp_received < devc->trigger_offset) {
e749a8cb 802 /* Trigger point not yet reached. */
269971dd 803 if (devc->samp_received + num_samples < devc->trigger_offset) {
e749a8cb 804 /* The entire chunk is before the trigger point. */
269971dd 805 memcpy(devc->framebuf + devc->samp_buffered * 2,
e749a8cb 806 transfer->buffer, num_samples * 2);
269971dd 807 devc->samp_buffered += num_samples;
e749a8cb 808 } else {
e98b7f1b
UH
809 /*
810 * This chunk hits or overruns the trigger point.
e749a8cb 811 * Store the part before the trigger fired, and
e98b7f1b
UH
812 * send the rest up to the session bus.
813 */
269971dd
BV
814 pre = devc->trigger_offset - devc->samp_received;
815 memcpy(devc->framebuf + devc->samp_buffered * 2,
e749a8cb 816 transfer->buffer, pre * 2);
269971dd 817 devc->samp_buffered += pre;
e749a8cb
BV
818
819 /* The rest of this chunk starts with the trigger point. */
e98b7f1b 820 sr_dbg("Reached trigger point, %d samples buffered.",
46a743c1 821 devc->samp_buffered);
e749a8cb
BV
822
823 /* Avoid the corner case where the chunk ended at
824 * exactly the trigger point. */
825 if (num_samples > pre)
69e19dd7 826 send_chunk(sdi, transfer->buffer + pre * 2,
e749a8cb
BV
827 num_samples - pre);
828 }
829 } else {
830 /* Already past the trigger point, just send it all out. */
a95f142e 831 send_chunk(sdi, transfer->buffer, num_samples);
e749a8cb
BV
832 }
833
269971dd 834 devc->samp_received += num_samples;
e749a8cb
BV
835
836 /* Everything in this transfer was either copied to the buffer or
837 * sent to the session bus. */
3b533202
BV
838 g_free(transfer->buffer);
839 libusb_free_transfer(transfer);
3b533202 840
269971dd 841 if (devc->samp_received >= devc->framesize) {
e749a8cb
BV
842 /* That was the last chunk in this frame. Send the buffered
843 * pre-trigger samples out now, in one big chunk. */
e98b7f1b 844 sr_dbg("End of frame, sending %d pre-trigger buffered samples.",
46a743c1 845 devc->samp_buffered);
69e19dd7 846 send_chunk(sdi, devc->framebuf, devc->samp_buffered);
e749a8cb
BV
847
848 /* Mark the end of this frame. */
ae88b97b 849 packet.type = SR_DF_FRAME_END;
269971dd 850 sr_session_send(devc->cb_data, &packet);
ae88b97b 851
269971dd 852 if (devc->limit_frames && ++devc->num_frames == devc->limit_frames) {
ae88b97b 853 /* Terminate session */
a3508e33 854 devc->dev_state = STOPPING;
ae88b97b 855 } else {
269971dd 856 devc->dev_state = NEW_CAPTURE;
ae88b97b
BV
857 }
858 }
3b533202
BV
859}
860
861static int handle_event(int fd, int revents, void *cb_data)
862{
a3508e33 863 const struct sr_dev_inst *sdi;
ae88b97b 864 struct sr_datafeed_packet packet;
3b533202 865 struct timeval tv;
4f840ce9 866 struct sr_dev_driver *di;
269971dd 867 struct dev_context *devc;
4f840ce9 868 struct drv_context *drvc;
ba7dd8bb 869 int num_channels;
6e6eeff4
BV
870 uint32_t trigger_offset;
871 uint8_t capturestate;
3b533202 872
3b533202
BV
873 (void)fd;
874 (void)revents;
875
269971dd 876 sdi = cb_data;
4f840ce9 877 di = sdi->driver;
41812aca 878 drvc = di->context;
269971dd 879 devc = sdi->priv;
a3508e33
BV
880 if (devc->dev_state == STOPPING) {
881 /* We've been told to wind up the acquisition. */
e98b7f1b
UH
882 sr_dbg("Stopping acquisition.");
883 /*
884 * TODO: Doesn't really cancel pending transfers so they might
885 * come in after SR_DF_END is sent.
886 */
102f1239 887 usb_source_remove(sdi->session, drvc->sr_ctx);
a3508e33
BV
888
889 packet.type = SR_DF_END;
890 sr_session_send(sdi, &packet);
891
892 devc->dev_state = IDLE;
893
894 return TRUE;
895 }
896
3b533202
BV
897 /* Always handle pending libusb events. */
898 tv.tv_sec = tv.tv_usec = 0;
d4abb463 899 libusb_handle_events_timeout(drvc->sr_ctx->libusb_ctx, &tv);
3b533202 900
3b533202 901 /* TODO: ugh */
269971dd 902 if (devc->dev_state == NEW_CAPTURE) {
c118080b 903 if (dso_capture_start(sdi) != SR_OK)
3b533202 904 return TRUE;
c118080b 905 if (dso_enable_trigger(sdi) != SR_OK)
3b533202 906 return TRUE;
c118080b 907// if (dso_force_trigger(sdi) != SR_OK)
a370ef19 908// return TRUE;
e98b7f1b 909 sr_dbg("Successfully requested next chunk.");
269971dd 910 devc->dev_state = CAPTURE;
3b533202
BV
911 return TRUE;
912 }
269971dd 913 if (devc->dev_state != CAPTURE)
3b533202
BV
914 return TRUE;
915
c118080b 916 if ((dso_get_capturestate(sdi, &capturestate, &trigger_offset)) != SR_OK)
3b533202 917 return TRUE;
3b533202 918
e98b7f1b
UH
919 sr_dbg("Capturestate %d.", capturestate);
920 sr_dbg("Trigger offset 0x%.6x.", trigger_offset);
3b533202
BV
921 switch (capturestate) {
922 case CAPTURE_EMPTY:
269971dd
BV
923 if (++devc->capture_empty_count >= MAX_CAPTURE_EMPTY) {
924 devc->capture_empty_count = 0;
c118080b 925 if (dso_capture_start(sdi) != SR_OK)
3b533202 926 break;
c118080b 927 if (dso_enable_trigger(sdi) != SR_OK)
3b533202 928 break;
c118080b 929// if (dso_force_trigger(sdi) != SR_OK)
a370ef19 930// break;
e98b7f1b 931 sr_dbg("Successfully requested next chunk.");
3b533202
BV
932 }
933 break;
934 case CAPTURE_FILLING:
e98b7f1b 935 /* No data yet. */
3b533202
BV
936 break;
937 case CAPTURE_READY_8BIT:
e749a8cb 938 /* Remember where in the captured frame the trigger is. */
269971dd 939 devc->trigger_offset = trigger_offset;
e749a8cb 940
ba7dd8bb 941 num_channels = (devc->ch1_enabled && devc->ch2_enabled) ? 2 : 1;
a95f142e 942 devc->framebuf = g_malloc(devc->framesize * num_channels * 2);
269971dd 943 devc->samp_buffered = devc->samp_received = 0;
e749a8cb 944
3b533202 945 /* Tell the scope to send us the first frame. */
69e19dd7 946 if (dso_get_channeldata(sdi, receive_transfer) != SR_OK)
3b533202 947 break;
ae88b97b 948
e98b7f1b
UH
949 /*
950 * Don't hit the state machine again until we're done fetching
ae88b97b
BV
951 * the data we just told the scope to send.
952 */
269971dd 953 devc->dev_state = FETCH_DATA;
ae88b97b
BV
954
955 /* Tell the frontend a new frame is on the way. */
956 packet.type = SR_DF_FRAME_BEGIN;
269971dd 957 sr_session_send(sdi, &packet);
3b533202
BV
958 break;
959 case CAPTURE_READY_9BIT:
960 /* TODO */
e98b7f1b 961 sr_err("Not yet supported.");
3b533202
BV
962 break;
963 case CAPTURE_TIMEOUT:
964 /* Doesn't matter, we'll try again next time. */
965 break;
966 default:
e98b7f1b
UH
967 sr_dbg("Unknown capture state: %d.", capturestate);
968 break;
3b533202
BV
969 }
970
971 return TRUE;
972}
973
6078d2c9 974static int dev_acquisition_start(const struct sr_dev_inst *sdi, void *cb_data)
3b533202 975{
269971dd 976 struct dev_context *devc;
4f840ce9 977 struct sr_dev_driver *di = sdi->driver;
41812aca 978 struct drv_context *drvc = di->context;
3b533202 979
3b533202 980 if (sdi->status != SR_ST_ACTIVE)
e73ffd42 981 return SR_ERR_DEV_CLOSED;
3b533202 982
269971dd
BV
983 devc = sdi->priv;
984 devc->cb_data = cb_data;
3b533202 985
ba7dd8bb
UH
986 if (configure_channels(sdi) != SR_OK) {
987 sr_err("Failed to configure channels.");
014359e3
BV
988 return SR_ERR;
989 }
990
c118080b 991 if (dso_init(sdi) != SR_OK)
3b533202
BV
992 return SR_ERR;
993
c118080b 994 if (dso_capture_start(sdi) != SR_OK)
3b533202
BV
995 return SR_ERR;
996
269971dd 997 devc->dev_state = CAPTURE;
102f1239 998 usb_source_add(sdi->session, drvc->sr_ctx, TICK, handle_event, (void *)sdi);
3b533202
BV
999
1000 /* Send header packet to the session bus. */
29a27196 1001 std_session_send_df_header(cb_data, LOG_PREFIX);
3b533202 1002
3b533202
BV
1003 return SR_OK;
1004}
1005
6078d2c9 1006static int dev_acquisition_stop(struct sr_dev_inst *sdi, void *cb_data)
3b533202 1007{
269971dd
BV
1008 struct dev_context *devc;
1009
1010 (void)cb_data;
3b533202 1011
3b533202
BV
1012 if (sdi->status != SR_ST_ACTIVE)
1013 return SR_ERR;
1014
a3508e33
BV
1015 devc = sdi->priv;
1016 devc->dev_state = STOPPING;
3b533202
BV
1017
1018 return SR_OK;
1019}
1020
62bb8840 1021SR_PRIV struct sr_dev_driver hantek_dso_driver_info = {
3b533202
BV
1022 .name = "hantek-dso",
1023 .longname = "Hantek DSO",
1024 .api_version = 1,
6078d2c9
UH
1025 .init = init,
1026 .cleanup = cleanup,
1027 .scan = scan,
1028 .dev_list = dev_list,
3b412e3a 1029 .dev_clear = dev_clear,
79917848 1030 .config_get = config_get,
035a1078 1031 .config_set = config_set,
a1c743fc 1032 .config_list = config_list,
6078d2c9
UH
1033 .dev_open = dev_open,
1034 .dev_close = dev_close,
1035 .dev_acquisition_start = dev_acquisition_start,
1036 .dev_acquisition_stop = dev_acquisition_stop,
41812aca 1037 .context = NULL,
3b533202 1038};