2 * This file is part of the sigrok project.
4 * Copyright (C) 2010-2012 Bert Vermeulen <bert@biot.com>
6 * This program is free software: you can redistribute it and/or modify
7 * it under the terms of the GNU General Public License as published by
8 * the Free Software Foundation, either version 3 of the License, or
9 * (at your option) any later version.
11 * This program is distributed in the hope that it will be useful,
12 * but WITHOUT ANY WARRANTY; without even the implied warranty of
13 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
14 * GNU General Public License for more details.
16 * You should have received a copy of the GNU General Public License
17 * along with this program. If not, see <http://www.gnu.org/licenses/>.
20 #ifndef LIBSIGROK_HARDWARE_LINK_MSO19_PROTOCOL_H
21 #define LIBSIGROK_HARDWARE_LINK_MSO19_PROTOCOL_H
23 #define USB_VENDOR "3195"
24 #define USB_PRODUCT "f190"
29 #include "libsigrok.h"
30 #include "libsigrok-internal.h"
32 /* Message logging helpers with driver-specific prefix string. */
33 #define DRIVER_LOG_DOMAIN "mso19: "
34 #define sr_log(l, s, args...) sr_log(l, DRIVER_LOG_DOMAIN s, ## args)
35 #define sr_spew(s, args...) sr_spew(DRIVER_LOG_DOMAIN s, ## args)
36 #define sr_dbg(s, args...) sr_dbg(DRIVER_LOG_DOMAIN s, ## args)
37 #define sr_info(s, args...) sr_info(DRIVER_LOG_DOMAIN s, ## args)
38 #define sr_warn(s, args...) sr_warn(DRIVER_LOG_DOMAIN s, ## args)
39 #define sr_err(s, args...) sr_err(DRIVER_LOG_DOMAIN s, ## args)
42 #define NUM_TRIGGER_STAGES 4
43 #define TRIGGER_TYPES "01"
44 #define SERIALCOMM "460800/8n1/flow=2"
45 #define SERIALCONN "/dev/ttyUSB0"
46 #define CLOCK_RATE SR_MHZ(100)
47 #define MIN_NUM_SAMPLES 4
49 #define MSO_TRIGGER_UNKNOWN '!'
50 #define MSO_TRIGGER_UNKNOWN1 '1'
51 #define MSO_TRIGGER_UNKNOWN2 '2'
52 #define MSO_TRIGGER_UNKNOWN3 '3'
53 #define MSO_TRIGGER_WAIT '4'
54 #define MSO_TRIGGER_FIRED '5'
55 #define MSO_TRIGGER_DATAREADY '6'
57 /* Structure for the pattern generator state */
59 /* Pattern generator clock config */
61 /* Buffer start address */
63 /* Buffer end address */
65 /* Pattern generator config */
69 /* Input/output configuration for the samples buffer (?)*/
71 /* Number of loops for the pattern generator */
73 /* Bit enable mask for the I/O lines */
77 /* Data structure for the protocol trigger state */
78 struct mso_prototrig {
79 /* Word match buffer */
81 /* Masks for the wordmatch buffer */
83 /* SPI mode 0, 1, 2, 3. Set to 0 for I2C */
87 /* Private, per-device-instance driver context. */
92 struct sr_serial_dev_inst *serial;
93 // uint8_t num_sample_rates;
97 uint16_t offset_range;
102 uint8_t la_threshold;
104 uint8_t dso_probe_attn;
105 uint8_t trigger_chan;
106 uint8_t trigger_slope;
107 uint8_t trigger_outsrc;
108 uint8_t trigger_state;
110 uint8_t la_trigger_mask;
111 double dso_trigger_voltage;
112 uint16_t dso_trigger_width;
113 struct mso_prototrig protocol_trigger;
114 void *session_dev_id;
119 SR_PRIV int mso_parse_serial(const char *iSerial, const char *iProduct,
120 struct dev_context *ctx);
121 SR_PRIV int mso_check_trigger(struct sr_serial_dev_inst *serial, uint8_t *info);
122 SR_PRIV int mso_reset_adc(struct sr_dev_inst *sdi);
123 SR_PRIV int mso_clkrate_out(struct sr_serial_dev_inst *serial, uint16_t val);
124 SR_PRIV int mso_configure_rate(struct sr_dev_inst *sdi, uint32_t rate);
125 SR_PRIV int mso_receive_data(int fd, int revents, void *cb_data);
126 SR_PRIV int mso_configure_trigger(struct sr_dev_inst *sdi);
127 SR_PRIV int mso_configure_threshold_level(struct sr_dev_inst *sdi);
128 SR_PRIV int mso_read_buffer(struct sr_dev_inst *sdi);
129 SR_PRIV int mso_arm(struct sr_dev_inst *sdi);
130 SR_PRIV int mso_force_capture(struct sr_dev_inst *sdi);
131 SR_PRIV int mso_dac_out(struct sr_dev_inst *sdi, uint16_t val);
132 SR_PRIV inline uint16_t mso_calc_raw_from_mv(struct dev_context *devc);
133 SR_PRIV int mso_reset_fsm(struct sr_dev_inst *sdi);
134 SR_PRIV int mso_toggle_led(struct sr_dev_inst *sdi, int state);
136 SR_PRIV void stop_acquisition(const struct sr_dev_inst *sdi);
138 ///////////////////////
141 /* serial protocol */
142 #define mso_trans(a, v) \
143 (((v) & 0x3f) | (((v) & 0xc0) << 6) | (((a) & 0xf) << 8) | \
144 ((~(v) & 0x20) << 1) | ((~(v) & 0x80) << 7))
146 SR_PRIV static const char mso_head[] = { 0x40, 0x4c, 0x44, 0x53, 0x7e };
147 SR_PRIV static const char mso_foot[] = { 0x7e };
149 /* bank agnostic registers */
152 /* bank 0 registers */
154 #define REG_TRIGGER 2
155 #define REG_CLKRATE1 9
156 #define REG_CLKRATE2 10
159 /* possibly bank agnostic: */
162 /* bank 2 registers (SPI/I2C protocol trigger) */
163 #define REG_PT_WORD(x) (x)
164 #define REG_PT_MASK(x) (x+4)
165 #define REG_PT_SPIMODE 8
167 /* bits - REG_CTL1 */
168 #define BIT_CTL1_RESETFSM (1 << 0)
169 #define BIT_CTL1_ARM (1 << 1)
170 #define BIT_CTL1_ADC_UNKNOWN4 (1 << 4) /* adc enable? */
171 #define BIT_CTL1_RESETADC (1 << 6)
172 #define BIT_CTL1_LED (1 << 7)
174 /* bits - REG_CTL2 */
175 #define BITS_CTL2_BANK(x) (x & 0x3)
176 #define BIT_CTL2_SLOWMODE (1 << 5)
184 static struct rate_map rate_map[] = {
185 { SR_MHZ(200), 0x0205, 0 },
186 { SR_MHZ(100), 0x0105, 0 },
187 { SR_MHZ(50), 0x0005, 0 },
188 { SR_MHZ(20), 0x0303, 0 },
189 { SR_MHZ(10), 0x0308, 0 },
190 { SR_MHZ(5), 0x030c, 0 },
191 { SR_MHZ(2), 0x0330, 0 },
192 { SR_MHZ(1), 0x0362, 0 },
193 { SR_KHZ(500), 0x03c6, 0 },
194 { SR_KHZ(200), 0x07f2, 0 },
195 { SR_KHZ(100), 0x0fe6, 0 },
196 { SR_KHZ(50), 0x1fce, 0 },
197 { SR_KHZ(20), 0x4f86, 0 },
198 { SR_KHZ(10), 0x9f0e, 0 },
199 { SR_KHZ(5), 0x03c7, 0x20 },
200 { SR_KHZ(2), 0x07f3, 0x20 },
201 { SR_KHZ(1), 0x0fe7, 0x20 },
202 { 500, 0x1fcf, 0x20 },
203 { 200, 0x4f87, 0x20 },
204 { 100, 0x9f0f, 0x20 },
207 /* FIXME: Determine corresponding voltages */
208 static uint16_t la_threshold_map[] = {