]>
Commit | Line | Data |
---|---|---|
3ba56876 | 1 | /* |
2 | * This file is part of the libsigrok project. | |
3 | * | |
4 | * Copyright (C) 2010-2012 Håvard Espeland <gus@ping.uio.no>, | |
5 | * Copyright (C) 2010 Martin Stensgård <mastensg@ping.uio.no> | |
6 | * Copyright (C) 2010 Carl Henrik Lunde <chlunde@ping.uio.no> | |
9334ed6c | 7 | * Copyright (C) 2020 Gerhard Sittig <gerhard.sittig@gmx.net> |
3ba56876 | 8 | * |
9 | * This program is free software: you can redistribute it and/or modify | |
10 | * it under the terms of the GNU General Public License as published by | |
11 | * the Free Software Foundation, either version 3 of the License, or | |
12 | * (at your option) any later version. | |
13 | * | |
14 | * This program is distributed in the hope that it will be useful, | |
15 | * but WITHOUT ANY WARRANTY; without even the implied warranty of | |
16 | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the | |
17 | * GNU General Public License for more details. | |
18 | * | |
19 | * You should have received a copy of the GNU General Public License | |
20 | * along with this program. If not, see <http://www.gnu.org/licenses/>. | |
21 | */ | |
22 | ||
3ba56876 | 23 | #include <config.h> |
24 | #include "protocol.h" | |
25 | ||
3ba56876 | 26 | /* |
27 | * Channel numbers seem to go from 1-16, according to this image: | |
28 | * http://tools.asix.net/img/sigma_sigmacab_pins_720.jpg | |
29 | * (the cable has two additional GND pins, and a TI and TO pin) | |
30 | */ | |
31 | static const char *channel_names[] = { | |
32 | "1", "2", "3", "4", "5", "6", "7", "8", | |
33 | "9", "10", "11", "12", "13", "14", "15", "16", | |
34 | }; | |
35 | ||
53a939ab GS |
36 | static const uint32_t scanopts[] = { |
37 | SR_CONF_CONN, | |
38 | }; | |
39 | ||
3ba56876 | 40 | static const uint32_t drvopts[] = { |
41 | SR_CONF_LOGIC_ANALYZER, | |
42 | }; | |
43 | ||
44 | static const uint32_t devopts[] = { | |
45 | SR_CONF_LIMIT_MSEC | SR_CONF_GET | SR_CONF_SET, | |
2f7e529c | 46 | SR_CONF_LIMIT_SAMPLES | SR_CONF_GET | SR_CONF_SET, |
53a939ab | 47 | SR_CONF_CONN | SR_CONF_GET, |
3ba56876 | 48 | SR_CONF_SAMPLERATE | SR_CONF_GET | SR_CONF_SET | SR_CONF_LIST, |
de3f7acb | 49 | #if ASIX_SIGMA_WITH_TRIGGER |
3ba56876 | 50 | SR_CONF_TRIGGER_MATCH | SR_CONF_LIST, |
51 | SR_CONF_CAPTURE_RATIO | SR_CONF_GET | SR_CONF_SET, | |
de3f7acb | 52 | #endif |
3ba56876 | 53 | }; |
54 | ||
eac48b34 | 55 | #if ASIX_SIGMA_WITH_TRIGGER |
3ba56876 | 56 | static const int32_t trigger_matches[] = { |
57 | SR_TRIGGER_ZERO, | |
58 | SR_TRIGGER_ONE, | |
59 | SR_TRIGGER_RISING, | |
60 | SR_TRIGGER_FALLING, | |
61 | }; | |
eac48b34 | 62 | #endif |
3ba56876 | 63 | |
3553451f | 64 | static void clear_helper(struct dev_context *devc) |
53279f13 | 65 | { |
7fe1f91f | 66 | (void)sigma_force_close(devc); |
53279f13 UH |
67 | } |
68 | ||
3ba56876 | 69 | static int dev_clear(const struct sr_dev_driver *di) |
70 | { | |
9b4d261f GS |
71 | return std_dev_clear_with_callback(di, |
72 | (std_dev_clear_callback)clear_helper); | |
3ba56876 | 73 | } |
74 | ||
53a939ab | 75 | static gboolean bus_addr_in_devices(int bus, int addr, GSList *devs) |
3ba56876 | 76 | { |
53a939ab | 77 | struct sr_usb_dev_inst *usb; |
3ba56876 | 78 | |
53a939ab GS |
79 | for (/* EMPTY */; devs; devs = devs->next) { |
80 | usb = devs->data; | |
81 | if (usb->bus == bus && usb->address == addr) | |
82 | return TRUE; | |
83 | } | |
3ba56876 | 84 | |
53a939ab GS |
85 | return FALSE; |
86 | } | |
3ba56876 | 87 | |
53a939ab GS |
88 | static gboolean known_vid_pid(const struct libusb_device_descriptor *des) |
89 | { | |
9b4d261f GS |
90 | gboolean is_sigma, is_omega; |
91 | ||
53a939ab GS |
92 | if (des->idVendor != USB_VENDOR_ASIX) |
93 | return FALSE; | |
9b4d261f GS |
94 | is_sigma = des->idProduct == USB_PRODUCT_SIGMA; |
95 | is_omega = des->idProduct == USB_PRODUCT_OMEGA; | |
96 | if (!is_sigma && !is_omega) | |
53a939ab GS |
97 | return FALSE; |
98 | return TRUE; | |
99 | } | |
3ba56876 | 100 | |
53a939ab GS |
101 | static GSList *scan(struct sr_dev_driver *di, GSList *options) |
102 | { | |
103 | struct drv_context *drvc; | |
104 | libusb_context *usbctx; | |
105 | const char *conn; | |
106 | GSList *l, *conn_devices; | |
107 | struct sr_config *src; | |
108 | GSList *devices; | |
109 | libusb_device **devlist, *devitem; | |
110 | int bus, addr; | |
111 | struct libusb_device_descriptor des; | |
112 | struct libusb_device_handle *hdl; | |
113 | int ret; | |
114 | char conn_id[20]; | |
115 | char serno_txt[16]; | |
116 | char *end; | |
117 | long serno_num, serno_pre; | |
118 | enum asix_device_type dev_type; | |
119 | const char *dev_text; | |
120 | struct sr_dev_inst *sdi; | |
121 | struct dev_context *devc; | |
122 | size_t devidx, chidx; | |
123 | ||
124 | drvc = di->context; | |
125 | usbctx = drvc->sr_ctx->libusb_ctx; | |
126 | ||
127 | /* Find all devices which match an (optional) conn= spec. */ | |
128 | conn = NULL; | |
129 | for (l = options; l; l = l->next) { | |
130 | src = l->data; | |
131 | switch (src->key) { | |
132 | case SR_CONF_CONN: | |
133 | conn = g_variant_get_string(src->data, NULL); | |
134 | break; | |
135 | } | |
3ba56876 | 136 | } |
53a939ab GS |
137 | conn_devices = NULL; |
138 | if (conn) | |
139 | conn_devices = sr_usb_find(usbctx, conn); | |
140 | if (conn && !conn_devices) | |
141 | return NULL; | |
142 | ||
143 | /* Find all ASIX logic analyzers (which match the connection spec). */ | |
144 | devices = NULL; | |
145 | libusb_get_device_list(usbctx, &devlist); | |
146 | for (devidx = 0; devlist[devidx]; devidx++) { | |
147 | devitem = devlist[devidx]; | |
148 | ||
149 | /* Check for connection match if a user spec was given. */ | |
150 | bus = libusb_get_bus_number(devitem); | |
151 | addr = libusb_get_device_address(devitem); | |
152 | if (conn && !bus_addr_in_devices(bus, addr, conn_devices)) | |
153 | continue; | |
154 | snprintf(conn_id, sizeof(conn_id), "%d.%d", bus, addr); | |
155 | ||
156 | /* | |
157 | * Check for known VID:PID pairs. Get the serial number, | |
158 | * to then derive the device type from it. | |
159 | */ | |
160 | libusb_get_device_descriptor(devitem, &des); | |
161 | if (!known_vid_pid(&des)) | |
162 | continue; | |
163 | if (!des.iSerialNumber) { | |
164 | sr_warn("Cannot get serial number (index 0)."); | |
165 | continue; | |
166 | } | |
167 | ret = libusb_open(devitem, &hdl); | |
168 | if (ret < 0) { | |
169 | sr_warn("Cannot open USB device %04x.%04x: %s.", | |
170 | des.idVendor, des.idProduct, | |
171 | libusb_error_name(ret)); | |
172 | continue; | |
173 | } | |
174 | ret = libusb_get_string_descriptor_ascii(hdl, | |
175 | des.iSerialNumber, | |
176 | (unsigned char *)serno_txt, sizeof(serno_txt)); | |
177 | if (ret < 0) { | |
178 | sr_warn("Cannot get serial number (%s).", | |
179 | libusb_error_name(ret)); | |
180 | libusb_close(hdl); | |
181 | continue; | |
182 | } | |
183 | libusb_close(hdl); | |
184 | ||
185 | /* | |
186 | * All ASIX logic analyzers have a serial number, which | |
187 | * reads as a hex number, and tells the device type. | |
188 | */ | |
189 | ret = sr_atol_base(serno_txt, &serno_num, &end, 16); | |
190 | if (ret != SR_OK || !end || *end) { | |
191 | sr_warn("Cannot interpret serial number %s.", serno_txt); | |
192 | continue; | |
193 | } | |
194 | dev_type = ASIX_TYPE_NONE; | |
195 | dev_text = NULL; | |
196 | serno_pre = serno_num >> 16; | |
197 | switch (serno_pre) { | |
198 | case 0xa601: | |
199 | dev_type = ASIX_TYPE_SIGMA; | |
200 | dev_text = "SIGMA"; | |
201 | sr_info("Found SIGMA, serno %s.", serno_txt); | |
202 | break; | |
203 | case 0xa602: | |
204 | dev_type = ASIX_TYPE_SIGMA; | |
205 | dev_text = "SIGMA2"; | |
206 | sr_info("Found SIGMA2, serno %s.", serno_txt); | |
207 | break; | |
208 | case 0xa603: | |
209 | dev_type = ASIX_TYPE_OMEGA; | |
210 | dev_text = "OMEGA"; | |
211 | sr_info("Found OMEGA, serno %s.", serno_txt); | |
212 | if (!ASIX_WITH_OMEGA) { | |
213 | sr_warn("OMEGA support is not implemented yet."); | |
214 | continue; | |
215 | } | |
216 | break; | |
217 | default: | |
218 | sr_warn("Unknown serno %s, skipping.", serno_txt); | |
219 | continue; | |
220 | } | |
221 | ||
222 | /* Create a device instance, add it to the result set. */ | |
223 | ||
224 | sdi = g_malloc0(sizeof(*sdi)); | |
225 | devices = g_slist_append(devices, sdi); | |
226 | sdi->status = SR_ST_INITIALIZING; | |
227 | sdi->vendor = g_strdup("ASIX"); | |
228 | sdi->model = g_strdup(dev_text); | |
229 | sdi->serial_num = g_strdup(serno_txt); | |
230 | sdi->connection_id = g_strdup(conn_id); | |
231 | for (chidx = 0; chidx < ARRAY_SIZE(channel_names); chidx++) | |
232 | sr_channel_new(sdi, chidx, SR_CHANNEL_LOGIC, | |
233 | TRUE, channel_names[chidx]); | |
234 | ||
235 | devc = g_malloc0(sizeof(*devc)); | |
236 | sdi->priv = devc; | |
237 | devc->id.vid = des.idVendor; | |
238 | devc->id.pid = des.idProduct; | |
239 | devc->id.serno = serno_num; | |
240 | devc->id.prefix = serno_pre; | |
241 | devc->id.type = dev_type; | |
5e78a564 | 242 | sr_sw_limits_init(&devc->cfg_limits); |
53a939ab GS |
243 | devc->capture_ratio = 50; |
244 | devc->use_triggers = 0; | |
7fe1f91f GS |
245 | |
246 | /* TODO Retrieve some of this state from hardware? */ | |
247 | devc->firmware_idx = SIGMA_FW_NONE; | |
248 | devc->samplerate = samplerates[0]; | |
3ba56876 | 249 | } |
53a939ab GS |
250 | libusb_free_device_list(devlist, 1); |
251 | g_slist_free_full(conn_devices, (GDestroyNotify)sr_usb_dev_inst_free); | |
3ba56876 | 252 | |
53a939ab | 253 | return std_scan_complete(di, devices); |
3ba56876 | 254 | } |
255 | ||
3ba56876 | 256 | static int dev_open(struct sr_dev_inst *sdi) |
257 | { | |
258 | struct dev_context *devc; | |
3ba56876 | 259 | |
260 | devc = sdi->priv; | |
261 | ||
53a939ab GS |
262 | if (devc->id.type == ASIX_TYPE_OMEGA && !ASIX_WITH_OMEGA) { |
263 | sr_err("OMEGA support is not implemented yet."); | |
264 | return SR_ERR_NA; | |
265 | } | |
3ba56876 | 266 | |
7fe1f91f | 267 | return sigma_force_open(sdi); |
3ba56876 | 268 | } |
269 | ||
270 | static int dev_close(struct sr_dev_inst *sdi) | |
271 | { | |
272 | struct dev_context *devc; | |
273 | ||
274 | devc = sdi->priv; | |
275 | ||
7fe1f91f | 276 | return sigma_force_close(devc); |
3ba56876 | 277 | } |
278 | ||
dd7a72ea UH |
279 | static int config_get(uint32_t key, GVariant **data, |
280 | const struct sr_dev_inst *sdi, const struct sr_channel_group *cg) | |
3ba56876 | 281 | { |
282 | struct dev_context *devc; | |
283 | ||
284 | (void)cg; | |
285 | ||
286 | if (!sdi) | |
287 | return SR_ERR; | |
288 | devc = sdi->priv; | |
289 | ||
290 | switch (key) { | |
53a939ab GS |
291 | case SR_CONF_CONN: |
292 | *data = g_variant_new_string(sdi->connection_id); | |
293 | break; | |
3ba56876 | 294 | case SR_CONF_SAMPLERATE: |
5e78a564 | 295 | *data = g_variant_new_uint64(devc->samplerate); |
3ba56876 | 296 | break; |
297 | case SR_CONF_LIMIT_MSEC: | |
2f7e529c | 298 | case SR_CONF_LIMIT_SAMPLES: |
5e78a564 | 299 | return sr_sw_limits_config_get(&devc->cfg_limits, key, data); |
de3f7acb | 300 | #if ASIX_SIGMA_WITH_TRIGGER |
3ba56876 | 301 | case SR_CONF_CAPTURE_RATIO: |
302 | *data = g_variant_new_uint64(devc->capture_ratio); | |
303 | break; | |
de3f7acb | 304 | #endif |
3ba56876 | 305 | default: |
306 | return SR_ERR_NA; | |
307 | } | |
308 | ||
309 | return SR_OK; | |
310 | } | |
311 | ||
dd7a72ea UH |
312 | static int config_set(uint32_t key, GVariant *data, |
313 | const struct sr_dev_inst *sdi, const struct sr_channel_group *cg) | |
3ba56876 | 314 | { |
315 | struct dev_context *devc; | |
5e78a564 GS |
316 | int ret; |
317 | uint64_t want_rate, have_rate; | |
3ba56876 | 318 | |
319 | (void)cg; | |
320 | ||
3ba56876 | 321 | devc = sdi->priv; |
322 | ||
3ba56876 | 323 | switch (key) { |
324 | case SR_CONF_SAMPLERATE: | |
5e78a564 GS |
325 | want_rate = g_variant_get_uint64(data); |
326 | ret = sigma_normalize_samplerate(want_rate, &have_rate); | |
327 | if (ret != SR_OK) | |
328 | return ret; | |
329 | if (have_rate != want_rate) { | |
330 | char *text_want, *text_have; | |
331 | text_want = sr_samplerate_string(want_rate); | |
332 | text_have = sr_samplerate_string(have_rate); | |
333 | sr_info("Adjusted samplerate %s to %s.", | |
334 | text_want, text_have); | |
335 | g_free(text_want); | |
336 | g_free(text_have); | |
337 | } | |
338 | devc->samplerate = have_rate; | |
3ba56876 | 339 | break; |
5e78a564 | 340 | case SR_CONF_LIMIT_MSEC: |
3ba56876 | 341 | case SR_CONF_LIMIT_SAMPLES: |
5e78a564 | 342 | return sr_sw_limits_config_set(&devc->cfg_limits, key, data); |
de3f7acb | 343 | #if ASIX_SIGMA_WITH_TRIGGER |
3ba56876 | 344 | case SR_CONF_CAPTURE_RATIO: |
efad7ccc | 345 | devc->capture_ratio = g_variant_get_uint64(data); |
3ba56876 | 346 | break; |
de3f7acb | 347 | #endif |
3ba56876 | 348 | default: |
758906aa | 349 | return SR_ERR_NA; |
3ba56876 | 350 | } |
351 | ||
758906aa | 352 | return SR_OK; |
3ba56876 | 353 | } |
354 | ||
dd7a72ea UH |
355 | static int config_list(uint32_t key, GVariant **data, |
356 | const struct sr_dev_inst *sdi, const struct sr_channel_group *cg) | |
3ba56876 | 357 | { |
3ba56876 | 358 | switch (key) { |
53a939ab | 359 | case SR_CONF_SCAN_OPTIONS: |
3ba56876 | 360 | case SR_CONF_DEVICE_OPTIONS: |
53a939ab GS |
361 | if (cg) |
362 | return SR_ERR_NA; | |
9b4d261f GS |
363 | return STD_CONFIG_LIST(key, data, sdi, cg, |
364 | scanopts, drvopts, devopts); | |
3ba56876 | 365 | case SR_CONF_SAMPLERATE: |
463160cb | 366 | *data = std_gvar_samplerates(samplerates, samplerates_count); |
3ba56876 | 367 | break; |
de3f7acb | 368 | #if ASIX_SIGMA_WITH_TRIGGER |
3ba56876 | 369 | case SR_CONF_TRIGGER_MATCH: |
53012da6 | 370 | *data = std_gvar_array_i32(ARRAY_AND_SIZE(trigger_matches)); |
3ba56876 | 371 | break; |
de3f7acb | 372 | #endif |
3ba56876 | 373 | default: |
374 | return SR_ERR_NA; | |
375 | } | |
376 | ||
377 | return SR_OK; | |
378 | } | |
379 | ||
695dc859 | 380 | static int dev_acquisition_start(const struct sr_dev_inst *sdi) |
3ba56876 | 381 | { |
382 | struct dev_context *devc; | |
383 | struct clockselect_50 clockselect; | |
8256ed15 | 384 | int triggerpin, ret; |
f06fb3e9 | 385 | uint8_t triggerselect; |
3ba56876 | 386 | struct triggerinout triggerinout_conf; |
387 | struct triggerlut lut; | |
a53b8e4d GS |
388 | uint8_t regval, trgconf_bytes[2], clock_bytes[4], *wrptr; |
389 | size_t count; | |
3ba56876 | 390 | |
3ba56876 | 391 | devc = sdi->priv; |
392 | ||
5e78a564 GS |
393 | /* |
394 | * Setup the device's samplerate from the value which up to now | |
395 | * just got checked and stored. As a byproduct this can pick and | |
396 | * send firmware to the device, reduce the number of available | |
397 | * logic channels, etc. | |
398 | * | |
399 | * Determine an acquisition timeout from optionally configured | |
400 | * sample count or time limits. Which depends on the samplerate. | |
401 | */ | |
402 | ret = sigma_set_samplerate(sdi); | |
403 | if (ret != SR_OK) | |
404 | return ret; | |
405 | ret = sigma_set_acquire_timeout(devc); | |
406 | if (ret != SR_OK) | |
407 | return ret; | |
408 | ||
88a5f9ea GS |
409 | ret = sigma_convert_trigger(sdi); |
410 | if (ret != SR_OK) { | |
411 | sr_err("Could not configure triggers."); | |
412 | return ret; | |
3ba56876 | 413 | } |
414 | ||
3ba56876 | 415 | /* Enter trigger programming mode. */ |
88a5f9ea GS |
416 | ret = sigma_set_register(devc, WRITE_TRIGGER_SELECT2, 0x20); |
417 | if (ret != SR_OK) | |
418 | return ret; | |
3ba56876 | 419 | |
f06fb3e9 | 420 | triggerselect = 0; |
5e78a564 | 421 | if (devc->samplerate >= SR_MHZ(100)) { |
f06fb3e9 | 422 | /* 100 and 200 MHz mode. */ |
88a5f9ea GS |
423 | ret = sigma_set_register(devc, WRITE_TRIGGER_SELECT2, 0x81); |
424 | if (ret != SR_OK) | |
425 | return ret; | |
3ba56876 | 426 | |
427 | /* Find which pin to trigger on from mask. */ | |
9b4d261f GS |
428 | for (triggerpin = 0; triggerpin < 8; triggerpin++) { |
429 | if (devc->trigger.risingmask & (1 << triggerpin)) | |
430 | break; | |
431 | if (devc->trigger.fallingmask & (1 << triggerpin)) | |
3ba56876 | 432 | break; |
9b4d261f | 433 | } |
3ba56876 | 434 | |
435 | /* Set trigger pin and light LED on trigger. */ | |
a53b8e4d | 436 | triggerselect = TRGSEL2_LEDSEL1 | (triggerpin & 0x7); |
3ba56876 | 437 | |
438 | /* Default rising edge. */ | |
439 | if (devc->trigger.fallingmask) | |
440 | triggerselect |= 1 << 3; | |
441 | ||
5e78a564 | 442 | } else if (devc->samplerate <= SR_MHZ(50)) { |
f06fb3e9 | 443 | /* All other modes. */ |
88a5f9ea GS |
444 | ret = sigma_build_basic_trigger(devc, &lut); |
445 | if (ret != SR_OK) | |
446 | return ret; | |
3ba56876 | 447 | |
88a5f9ea GS |
448 | ret = sigma_write_trigger_lut(devc, &lut); |
449 | if (ret != SR_OK) | |
450 | return ret; | |
3ba56876 | 451 | |
a53b8e4d | 452 | triggerselect = TRGSEL2_LEDSEL1 | TRGSEL2_LEDSEL0; |
3ba56876 | 453 | } |
454 | ||
455 | /* Setup trigger in and out pins to default values. */ | |
5c231fc4 | 456 | memset(&triggerinout_conf, 0, sizeof(triggerinout_conf)); |
3ba56876 | 457 | triggerinout_conf.trgout_bytrigger = 1; |
458 | triggerinout_conf.trgout_enable = 1; | |
a53b8e4d GS |
459 | /* TODO |
460 | * Verify the correctness of this implementation. The previous | |
461 | * version used to assign to a C language struct with bit fields | |
462 | * which is highly non-portable and hard to guess the resulting | |
463 | * raw memory layout or wire transfer content. The C struct's | |
464 | * field names did not match the vendor documentation's names. | |
465 | * Which means that I could not verify "on paper" either. Let's | |
466 | * re-visit this code later during research for trigger support. | |
467 | */ | |
468 | wrptr = trgconf_bytes; | |
469 | regval = 0; | |
470 | if (triggerinout_conf.trgout_bytrigger) | |
471 | regval |= TRGOPT_TRGOOUTEN; | |
472 | write_u8_inc(&wrptr, regval); | |
473 | regval &= ~TRGOPT_CLEAR_MASK; | |
474 | if (triggerinout_conf.trgout_enable) | |
475 | regval |= TRGOPT_TRGOEN; | |
476 | write_u8_inc(&wrptr, regval); | |
477 | count = wrptr - trgconf_bytes; | |
88a5f9ea GS |
478 | ret = sigma_write_register(devc, WRITE_TRIGGER_OPTION, |
479 | trgconf_bytes, count); | |
480 | if (ret != SR_OK) | |
481 | return ret; | |
a53b8e4d GS |
482 | |
483 | /* Leave trigger programming mode. */ | |
88a5f9ea GS |
484 | ret = sigma_set_register(devc, WRITE_TRIGGER_SELECT2, triggerselect); |
485 | if (ret != SR_OK) | |
486 | return ret; | |
3ba56876 | 487 | |
488 | /* Set clock select register. */ | |
8256ed15 | 489 | clockselect.async = 0; |
a53b8e4d | 490 | clockselect.fraction = 1; /* Divider 1. */ |
8256ed15 | 491 | clockselect.disabled_channels = 0x0000; /* All channels enabled. */ |
5e78a564 | 492 | if (devc->samplerate == SR_MHZ(200)) { |
3ba56876 | 493 | /* Enable 4 channels. */ |
a53b8e4d | 494 | clockselect.disabled_channels = 0xfff0; |
5e78a564 | 495 | } else if (devc->samplerate == SR_MHZ(100)) { |
3ba56876 | 496 | /* Enable 8 channels. */ |
a53b8e4d | 497 | clockselect.disabled_channels = 0xff00; |
8256ed15 | 498 | } else { |
3ba56876 | 499 | /* |
8256ed15 GS |
500 | * 50 MHz mode, or fraction thereof. The 50MHz reference |
501 | * can get divided by any integer in the range 1 to 256. | |
502 | * Divider minus 1 gets written to the hardware. | |
503 | * (The driver lists a discrete set of sample rates, but | |
504 | * all of them fit the above description.) | |
3ba56876 | 505 | */ |
a53b8e4d | 506 | clockselect.fraction = SR_MHZ(50) / devc->samplerate; |
3ba56876 | 507 | } |
a53b8e4d GS |
508 | wrptr = clock_bytes; |
509 | write_u8_inc(&wrptr, clockselect.async); | |
510 | write_u8_inc(&wrptr, clockselect.fraction - 1); | |
511 | write_u16be_inc(&wrptr, clockselect.disabled_channels); | |
512 | count = wrptr - clock_bytes; | |
88a5f9ea GS |
513 | ret = sigma_write_register(devc, WRITE_CLOCK_SELECT, clock_bytes, count); |
514 | if (ret != SR_OK) | |
515 | return ret; | |
3ba56876 | 516 | |
517 | /* Setup maximum post trigger time. */ | |
88a5f9ea | 518 | ret = sigma_set_register(devc, WRITE_POST_TRIGGER, |
9b4d261f | 519 | (devc->capture_ratio * 255) / 100); |
88a5f9ea GS |
520 | if (ret != SR_OK) |
521 | return ret; | |
3ba56876 | 522 | |
523 | /* Start acqusition. */ | |
9b4d261f | 524 | regval = WMR_TRGRES | WMR_SDRAMWRITEEN; |
22f64ed8 GS |
525 | #if ASIX_SIGMA_WITH_TRIGGER |
526 | regval |= WMR_TRGEN; | |
527 | #endif | |
88a5f9ea GS |
528 | ret = sigma_set_register(devc, WRITE_MODE, regval); |
529 | if (ret != SR_OK) | |
530 | return ret; | |
3ba56876 | 531 | |
88a5f9ea GS |
532 | ret = std_session_send_df_header(sdi); |
533 | if (ret != SR_OK) | |
534 | return ret; | |
3ba56876 | 535 | |
536 | /* Add capture source. */ | |
88a5f9ea | 537 | ret = sr_session_source_add(sdi->session, -1, 0, 10, |
9b4d261f | 538 | sigma_receive_data, (void *)sdi); |
88a5f9ea GS |
539 | if (ret != SR_OK) |
540 | return ret; | |
3ba56876 | 541 | |
542 | devc->state.state = SIGMA_CAPTURE; | |
543 | ||
544 | return SR_OK; | |
545 | } | |
546 | ||
695dc859 | 547 | static int dev_acquisition_stop(struct sr_dev_inst *sdi) |
3ba56876 | 548 | { |
549 | struct dev_context *devc; | |
550 | ||
3ba56876 | 551 | devc = sdi->priv; |
3ba56876 | 552 | |
dde0175d GS |
553 | /* |
554 | * When acquisition is currently running, keep the receive | |
555 | * routine registered and have it stop the acquisition upon the | |
556 | * next invocation. Else unregister the receive routine here | |
557 | * already. The detour is required to have sample data retrieved | |
558 | * for forced acquisition stops. | |
559 | */ | |
560 | if (devc->state.state == SIGMA_CAPTURE) { | |
561 | devc->state.state = SIGMA_STOPPING; | |
562 | } else { | |
563 | devc->state.state = SIGMA_IDLE; | |
88a5f9ea | 564 | (void)sr_session_source_remove(sdi->session, -1); |
dde0175d | 565 | } |
3ba56876 | 566 | |
567 | return SR_OK; | |
568 | } | |
569 | ||
dd5c48a6 | 570 | static struct sr_dev_driver asix_sigma_driver_info = { |
3ba56876 | 571 | .name = "asix-sigma", |
572 | .longname = "ASIX SIGMA/SIGMA2", | |
573 | .api_version = 1, | |
c2fdcc25 | 574 | .init = std_init, |
700d6b64 | 575 | .cleanup = std_cleanup, |
3ba56876 | 576 | .scan = scan, |
c01bf34c | 577 | .dev_list = std_dev_list, |
3ba56876 | 578 | .dev_clear = dev_clear, |
579 | .config_get = config_get, | |
580 | .config_set = config_set, | |
581 | .config_list = config_list, | |
582 | .dev_open = dev_open, | |
583 | .dev_close = dev_close, | |
584 | .dev_acquisition_start = dev_acquisition_start, | |
585 | .dev_acquisition_stop = dev_acquisition_stop, | |
586 | .context = NULL, | |
587 | }; | |
dd5c48a6 | 588 | SR_REGISTER_DEV_DRIVER(asix_sigma_driver_info); |