]>
Commit | Line | Data |
---|---|---|
4acc70be UH |
1 | ------------------------------------------------------------------------------- |
2 | README | |
3 | ------------------------------------------------------------------------------- | |
4 | ||
dcae1a3e UH |
5 | This is a collection of logic analyzer example data, covering various |
6 | protocols (e.g. I2C, SPI, USART, etc). | |
7 | ||
8 | ||
9 | License | |
10 | ------- | |
11 | ||
12 | Unless noted otherwise, all dump files are hereby released into the | |
13 | public domain by their authors. | |
4acc70be UH |
14 | |
15 | ||
18c8803d UH |
16 | Contributing dumps |
17 | ------------------ | |
18 | ||
19 | See http://sigrok.org/wiki/Example_dumps for details. | |
20 | ||
21 | ||
4acc70be UH |
22 | Further information |
23 | ------------------- | |
24 | ||
25 | http://sigrok.org | |
26 |