Difference between revisions of "WayEngineer Saleae16"

From sigrok
Jump to navigation Jump to search
m
(Add Firmware section.)
Line 59: Line 59:
File:Wayengineer saleae16 XC3S200A.jpg|<small>FPGA (of a Chinese version)</small>
File:Wayengineer saleae16 XC3S200A.jpg|<small>FPGA (of a Chinese version)</small>
</gallery>
</gallery>
== Firmware ==
See [[Saleae_Logic16#Firmware]].


== Protocol ==
== Protocol ==

Revision as of 23:11, 2 April 2019

WayEngineer Saleae16
Wayengineer saleae16.png
Status supported
Source code saleae-logic16
Channels 3/6/9/16
Samplerate 100/50/32/16MHz
Samplerate (state)
Triggers none (SW-only)
Min/max voltage -0.9V — 6V
Threshold voltage configurable:
for 1.8V to 3.6V systems: VIH=1.4V, VIL=0.7V
for 5V systems: VIH=3.6V, VIL=1.4V
Memory none
Compression yes
Website wayengineer.com

The WayEngineer Saleae16 is a USB-based, 16-channel logic analyzer with 100/50/32/16MHz sampling rate (at 3/6/9/16 enabled channels).

This is a clone of the Saleae Logic16.

See WayEngineer Saleae16/Info for more details (such as lsusb -v output) about the device.

Hardware

Photos

Another device:

Yet another device:

Firmware

See Saleae_Logic16#Firmware.

Protocol

See Saleae_Logic16#Protocol.

Resources