Difference between revisions of "Sysclk SLA5032"
Jump to navigation
Jump to search
Uwe Hermann (talk | contribs) m |
Uwe Hermann (talk | contribs) (Set status to Planned.) |
||
| Line 2: | Line 2: | ||
| image = [[File:Sysclk sla5032 mugshot.png|180px]] | | image = [[File:Sysclk sla5032 mugshot.png|180px]] | ||
| name = Sysclk SLA5032 | | name = Sysclk SLA5032 | ||
| status = | | status = planned | ||
| source_code_dir = | | source_code_dir = | ||
| channels = 32 | | channels = 32 | ||
| Line 66: | Line 66: | ||
[[Category:Device]] | [[Category:Device]] | ||
[[Category:Logic analyzer]] | [[Category:Logic analyzer]] | ||
[[Category: | [[Category:Planned]] | ||
Revision as of 20:45, 20 December 2016
 | |
| Status | planned |
|---|---|
| Channels | 32 |
| Samplerate | 500MHz |
| Samplerate (state) | ? |
| Triggers | ? |
| Min/max voltage | ? |
| Threshold voltage | ? |
| Memory | 2x 1Gbit DDR2 SDRAM |
| Compression | ? |
| Website | aliexpress.com |
The Sysclk SLA5032 is a USB-based, 32-channel logic analyzer with up to 500MHz sampling rate.
See Sysclk SLA5032/Info for more details (such as lsusb -v output) about the device.
Hardware
Main board:
- Microcontroller: Atmel Atmega8A (datasheet)
- USB interface chip: Cypress CY7C68013A-56LTXI (FX2LP) (datasheet)
- 32Kbyte I²C EEPROM: Atmel 24C256N (datasheet)
- 256byte I²C EEPROM: Atmel 24C02N (datasheet)
- 8MByte SPI NOR flash: Macronix MX25L6445E (datasheet)
- 3.3V voltage regulator: Advanced Monolithic Systems AMS1117-3.3 (datasheet, older datasheet)
- DC-DC buck regulator: 4x Alpha and Omega AOZ1021AI (datasheet)
- Crystal: 24MHz
SODIMM daughterboard:
- FPGA: Xilinx Spartan XC6SLX16 (datasheet)
- 8MByte SPI NOR flash: Macronix MX25L6445E (datasheet)
- 1Gbit DDR2 SDRAM: 2x Micron MT47H64M16HR-25E:H (markings: "5DHI7 D9LHT") (datasheet)
- Crystal: 100MHz
