Difference between revisions of "Sysclk LWLA1034"
Jump to navigation
Jump to search
(Create page for Sysclk LWLA1034) |
|||
| Line 13: | Line 13: | ||
File:Sysclk lwla1034 pcb bottom.jpg|PCB bottom view | File:Sysclk lwla1034 pcb bottom.jpg|PCB bottom view | ||
File:Sysclk lwla1034 pcb closeup.jpg|PCB close-up | File:Sysclk lwla1034 pcb closeup.jpg|PCB close-up | ||
File:Sysclk lwla1034 chip2.jpg| | File:Sysclk lwla1034 chip2.jpg|FX2 | ||
File:Sysclk lwla1034 chip3 removed marking.jpg|Chip with marking removed (SRAM?) | File:Sysclk lwla1034 chip3 removed marking.jpg|Chip with marking removed (SRAM?) | ||
</gallery> | </gallery> | ||
Revision as of 12:51, 17 December 2013
The Sysclk LWLA1034 is a USB-based, 34-channel logic analyzer with up to 125MHz sampling rate.
See Sysclk LWLA1034/Info for more details (such as lsusb -vvv output) about the device.
Hardware
Altera Cyclone II FPGA
PCB top view
PCB bottom view
PCB close-up
FX2
Chip with marking removed (SRAM?)
Software
Protocol
TODO.