Difference between revisions of "Main Page"

From sigrok
Jump to navigation Jump to search
m
Line 36: Line 36:
|- bgcolor="#fafafa"
|- bgcolor="#fafafa"
| [[File:Minila mockup.jpg|40x25px|link=MiniLA Mockup]]&nbsp;<small>[[File:Nuvola Red.png|16px]]<br />[[MiniLA Mockup]]</small>
| [[File:Minila mockup.jpg|40x25px|link=MiniLA Mockup]]&nbsp;<small>[[File:Nuvola Red.png|16px]]<br />[[MiniLA Mockup]]</small>
| [[File:logic-shrimp-front.png|40x25px|link=Logic Shrimp]]&nbsp;<small>[[File:Nuvola Red.png|16px]]<br />[[Logic Shrimp]]</small>
| [[File:logic-shrimp-front.png|40x25px|link=Logic Shrimp]]&nbsp;<small>[[File:Nuvola OK.png|16px]]<br />[[Logic Shrimp]]</small>
|  
|  
|  
|  

Revision as of 10:23, 29 April 2011

The sigrok project aims at creating a portable, cross-platform, Free/Libre/Open-Source logic analyzer software that supports various (usually USB-based) logic analyzer hardware products. The code is licensed under the terms of the GNU GPL. Some of the design goals and features include:

  • Broad hardware support. Supports a wide variety of logic analyzers from various vendors with different capabilities.
  • Cross-platform. Works on Linux, Mac OS X, Windows, and FreeBSD, and on many architectures including x86, ARM, Sparc and PowerPC.
  • Scriptable protocol decoding. Extendable with protocol decoders and analyzers written in Python.
  • Format support. Supports various input and output formats (raw, ASCII, hex, CSV, gnuplot, VCD, others).

Supported hardware

Saleae Logic.jpg Nuvola OK.png
Saleae Logic
Eeelec xla esla100.jpg Nuvola OK.png
EE Elec. XLA/ESLA100
ASIX SIGMA.jpg Nuvola OK.png
ASIX SIGMA
Openbench logic sniffer front.jpg Nuvola OK.png
Openbench Logic Sniffer
Zeroplus Logic Cube.jpg Nuvola OK.png
Zeroplus Logic Cube LAP-C
Chronovu la8 device.jpg Nuvola OK.png
ChronoVu LA8
Robomotic minilogic.jpg Nuvola OK.png
Robomotic MiniLogic
Cwav usbee sx.jpg Nuvola Orange.png
CWAV USBee SX
Braintechnology usb lps.jpg Nuvola Orange.png
Braintechnology USB-LPS
Intronix Logicport.jpg Nuvola Orange.png
Intronix Logicport
Ant18e closed.jpg Nuvola Orange.png
RockyLogic Ant18e
File:MSO-19.JPG Nuvola Orange.png
Link Instruments MSO-19
File:Buspirate v3 front.jpg Nuvola Red.png
Buspirate
Picoscope 2203 front.jpg Nuvola Red.png
Pico Tech PicoScope 2203
Ikalogic scanalogic2 device with probes.jpg Nuvola Red.png
Ikalogic SCANALOGIC-2 PRO
Microchip pickit2 device front.jpg Nuvola Red.png
Microchip PICkit2
Minila mockup.jpg Nuvola Red.png
MiniLA Mockup
Logic-shrimp-front.png Nuvola OK.png
Logic Shrimp

Sigrok stone.png Documentation

Sigrok stone.png Development

Sigrok stone.png Getting in touch

Small logic analyzer collection


Sigrok stone.png News / Events


IMPORTANT: Please note that (unless explicitly specified otherwise) all contents in this wiki (including text and images) are released under the CC-BY-SA 3.0 license. If you don't want that, please explicitly specify another free-ish license when adding pages or images to the wiki!