Difference between revisions of "Lcsoft Mini Board"

From sigrok
Jump to navigation Jump to search
m
(9 intermediate revisions by 7 users not shown)
Line 12: Line 12:
| memory          = none
| memory          = none
| compression      = none
| compression      = none
| website          = [http://www.lctech-inc.com/Hardware/Detail.aspx?id=7cadef7b-359a-4e3d-b980-76ffa15171e0 lctech-inc.com]
| website          = [http://www.lctech-inc.com/Hardware/Detail.aspx?id=7cadef7b-359a-4e3d-b980-76ffa15171e0 lctech-inc.com], [http://www.geeetech.com/wiki/index.php/CY7C68013 geeetech.com]
}}
}}


Line 21: Line 21:
In sigrok, we use the open-source [[fx2lafw]] firmware for this logic analyzer.
In sigrok, we use the open-source [[fx2lafw]] firmware for this logic analyzer.


See [[Lcsoft Mini Board/Info]] for some more details (such as '''lsusb -vvv''' output) on the device.
See [[Lcsoft Mini Board/Info]] for some more details (such as '''lsusb -v''' output) on the device.
 
There is a very similar board made by Geeetech, it has near-identical components but a slightly different layout.


== Hardware ==
== Hardware ==


* '''Main chip''': Cypress CY7C68013A-56PVXC (FX2LP)
* '''Main chip''': Cypress CY7C68013A-56PVXC (FX2LP)
* '''3.3V voltage regulator''': Advanced Monolithic Systems ASM1117-3.3
* '''3.3V voltage regulator''': Advanced Monolithic Systems AMS1117-3.3
* '''16kB I2C EEPROM''': Atmel AT24C128A
* '''16kB I2C EEPROM''': Atmel AT24C128A
* '''24MHz crystal''': JY24.0000601
* '''24MHz crystal''': JY24.0000601


All the pins on the FX2(LP) are broken out to 40 header pins. There's an on/off toggle switch, a reset button, and a jumper that lets you select whether the FX2LP gets its configuration from a small EEPROM, or boots into the default mode. The EEPROM's default settings make it come up with the same VID:PID as a [[Saleae Logic]].
All the pins on the FX2(LP) are broken out to 40 header pins. There's an on/off toggle switch, a reset button, and a jumper that lets you select whether the FX2LP gets its configuration from a small EEPROM, or boots into the default mode. The EEPROM is usually provided programmed such that it enumerates with the same VID:PID as a [[Saleae Logic]].
 
By default the chip will boot in some internal bootloader which allows loading (and executing) from USB to the internal RAM. Sigrok will typically use the [[fx2lafw]] firmware for this (aka "load-on-probe").
 
The EEPROM can be programmed with a firmware. The jumper allows to select whether the chip will boot on the EEPROM or the usual load-on-probe. This can be used for example to switch easily between a 16-channel (PB0-PB7, PD0-PD7) firmware and a 8-channel (PB0-PB7) one.
 
The Cypress has no DAC and can't by itself have any analog output. Other Cypress-based board have an external DAC, typically connected to 8 pins of the FX2, but this very one doesn't have any DAC.
 


== Photos ==
== Photos ==
Line 36: Line 45:
<gallery>
<gallery>
File:lcsoft-miniboard-front.png|<small>PCB, front</small>
File:lcsoft-miniboard-front.png|<small>PCB, front</small>
File:lcsoft-fx2-pcb-top.png|<small>PCB, front</small>
File:lcsoft-miniboard-back.png|<small>PCB, back</small>
File:lcsoft-miniboard-back.png|<small>PCB, back</small>
File:Lcsoft mini board ams1117.jpg|<small>A.M.S. AMS1117</small>
File:Lcsoft mini board ams1117.jpg|<small>A.M.S. AMS1117</small>
Line 43: Line 53:
</gallery>
</gallery>


'''Slightly different version without "Lcsoft" silkscreen''':
'''Geeetech version''':
 
[http://www.geeetech.com/wiki/index.php/CY7C68013 Geeetech product page]


<gallery>
<gallery>
File:Lcsoft mini board no silkscreen top.jpg|<small>PCB, top</small>
File:Geeetech_CY7C68013.jpg|<small>Geeetech CY7C68013, front</small>
File:Lcsoft mini board no silkscreen bottom.jpg|<small>PCB, bottom</small>
File:Geeetech_CY7C68013_back.jpg|<small>Geeetech CY7C68013, back</small>
</gallery>
</gallery>


This version doesn't have the "Lcsoft" silkscreen (for unknown reasons). The EEPROM was desoldered manually by the owner.
Differences from the LCSoft board:
* two LEDs, on pins PA0 and PA1
* two jumpers: J1 connects/disconnects the LEDs from Vcc, J2 sets the EEPROM address bit A0
* construction quality is higher
 
The Geeetech board's J2 is logically opposite to the LCSoft board's jumper: pin A0 is tied HIGH via a 10kOhm resistor, inserting J2 pulls it LOW. i.e. inserting J2 on the Geeetech is functionally the same as removing the jumper on the LCSoft board.


== Protocol ==
== Protocol ==
Line 56: Line 73:
Since we use the open-source [[fx2lafw]] firmware for this device, we don't need to know the protocol.
Since we use the open-source [[fx2lafw]] firmware for this device, we don't need to know the protocol.


== Possible Issues ==
== Possible issues ==


* With some kernel versions, and if the onboard EEPROM is disconnected (the jumper not connected) the kernel will automatically claim the device with a '''usbtest''' kernel module, seen in dmesg like '''usbtest 2-2:1.0: FX2 device''' &mdash; if this happens, sigrok will be unable to claim the device. Remove the '''usbtest''' kernel module as root to be able to use it:
* With some kernel versions, and if the onboard EEPROM is disconnected (the jumper not connected) the kernel will automatically claim the device with a '''usbtest''' kernel module, seen in dmesg like '''usbtest 2-2:1.0: FX2 device''' &mdash; if this happens, sigrok will be unable to claim the device. Remove the '''usbtest''' kernel module as root to be able to use it:
Line 66: Line 83:
  $ '''sudo sh -c "echo 'blacklist usbtest' >> /etc/modprobe.d/blacklist.conf"'''
  $ '''sudo sh -c "echo 'blacklist usbtest' >> /etc/modprobe.d/blacklist.conf"'''


== Required Testing Hardware Extensions ==
== Required testing hardware extensions ==


'''Do not directly hook the board pins to another circuit, if you don't know what you are doing! This could damage the board!'''
'''Do not directly hook the board pins to another circuit, if you don't know what you are doing! This could damage the board!'''


The simplest circuit would be adding at least resistors in between your circuit-in-test and the Lcsoft board, but be aware here that the Cypress FX2(LP) chip can only tolerate a maximum of 5V I/O. Better would be to use a clamp circuit like shown at [http://sunbizhosting.co.uk/~spiral/blog/?p=117 Spiralbrain's Blog] (but you do not need to add another EEPROM for sigrok with [[fx2lafw]]!). A buffer circuit using a 74HC241 IC for protection is also possible. Check the [[fx2lafw]] page to see which protection circuits are used on other logic analyzer boards.
The simplest circuit would be adding at least resistors in between your circuit-in-test and the Lcsoft board, but be aware here that the Cypress FX2(LP) chip can only tolerate a maximum of 5V I/O. Better would be to use a clamp circuit like shown at [http://web.archive.org/web/20140604115345/http://sunbizhosting.co.uk/~spiral/blog/?p=117 Spiralbrain's Blog] (but you do not need to add another EEPROM for sigrok with [[fx2lafw]]!). A buffer circuit using a 74HC241 IC for protection is also possible. Check the [[fx2lafw]] page to see which protection circuits are used on other logic analyzer boards.


More information can be found in [[Circuits for barebone boards]].
More information can be found in [[Circuits for barebone boards]].
Line 76: Line 93:
== Resources ==
== Resources ==


* [http://sunbizhosting.co.uk/~spiral/blog/?p=117 Spiralbrain's blog: So your Saleae clone isn’t working with the new software?]
* [http://web.archive.org/web/20140604115345/http://sunbizhosting.co.uk/~spiral/blog/?p=117 Spiralbrain's blog: So your Saleae clone isn’t working with the new software?]
* [http://hanixdiy.blogspot.de/2011/03/cy7c68013a-usb-logic-analyzer.html hAnix-diy: CY7C68013A USB Logic Analyzer]
* [http://hanixdiy.blogspot.de/2011/03/cy7c68013a-usb-logic-analyzer.html hAnix-diy: CY7C68013A USB Logic Analyzer]
* [http://www.triplespark.net/elec/periph/USB-FX2/eeprom/ Instructions for flashing the EEPROM on FX2 devices]
* [http://www.triplespark.net/elec/periph/USB-FX2/eeprom/ Instructions for flashing the EEPROM on FX2 devices]

Revision as of 15:58, 14 December 2018

Lcsoft Mini Board
Lcsoft-miniboard-front.png
Status supported
Source code fx2lafw
Channels 8/16
Samplerate 24MHz
Samplerate (state)
Triggers none (SW-only)
Min/max voltage -0.5V — 5.25V
Threshold voltage Fixed: VIH=2.0V—5.25V, VIL=-0.5V—0.8V
Memory none
Compression none
Website lctech-inc.com, geeetech.com

The Lcsoft CY7C68013A Mini Board is a Cypress FX2(LP) eval board, which can be used as USB-based, 16-channel logic analyzer with up to 24MHz sampling rate.

It is a clone of the Saleae Logic.

In sigrok, we use the open-source fx2lafw firmware for this logic analyzer.

See Lcsoft Mini Board/Info for some more details (such as lsusb -v output) on the device.

There is a very similar board made by Geeetech, it has near-identical components but a slightly different layout.

Hardware

  • Main chip: Cypress CY7C68013A-56PVXC (FX2LP)
  • 3.3V voltage regulator: Advanced Monolithic Systems AMS1117-3.3
  • 16kB I2C EEPROM: Atmel AT24C128A
  • 24MHz crystal: JY24.0000601

All the pins on the FX2(LP) are broken out to 40 header pins. There's an on/off toggle switch, a reset button, and a jumper that lets you select whether the FX2LP gets its configuration from a small EEPROM, or boots into the default mode. The EEPROM is usually provided programmed such that it enumerates with the same VID:PID as a Saleae Logic.

By default the chip will boot in some internal bootloader which allows loading (and executing) from USB to the internal RAM. Sigrok will typically use the fx2lafw firmware for this (aka "load-on-probe").

The EEPROM can be programmed with a firmware. The jumper allows to select whether the chip will boot on the EEPROM or the usual load-on-probe. This can be used for example to switch easily between a 16-channel (PB0-PB7, PD0-PD7) firmware and a 8-channel (PB0-PB7) one.

The Cypress has no DAC and can't by itself have any analog output. Other Cypress-based board have an external DAC, typically connected to 8 pins of the FX2, but this very one doesn't have any DAC.


Photos

Geeetech version:

Geeetech product page

Differences from the LCSoft board:

  • two LEDs, on pins PA0 and PA1
  • two jumpers: J1 connects/disconnects the LEDs from Vcc, J2 sets the EEPROM address bit A0
  • construction quality is higher

The Geeetech board's J2 is logically opposite to the LCSoft board's jumper: pin A0 is tied HIGH via a 10kOhm resistor, inserting J2 pulls it LOW. i.e. inserting J2 on the Geeetech is functionally the same as removing the jumper on the LCSoft board.

Protocol

Since we use the open-source fx2lafw firmware for this device, we don't need to know the protocol.

Possible issues

  • With some kernel versions, and if the onboard EEPROM is disconnected (the jumper not connected) the kernel will automatically claim the device with a usbtest kernel module, seen in dmesg like usbtest 2-2:1.0: FX2 device — if this happens, sigrok will be unable to claim the device. Remove the usbtest kernel module as root to be able to use it:
$ sudo rmmod usbtest

You can add the usbtest module to a module blacklist permanently, at least in Debian-based distributions found in /etc/modprobe.d/blacklist.conf:

$ sudo sh -c "echo 'blacklist usbtest' >> /etc/modprobe.d/blacklist.conf"

Required testing hardware extensions

Do not directly hook the board pins to another circuit, if you don't know what you are doing! This could damage the board!

The simplest circuit would be adding at least resistors in between your circuit-in-test and the Lcsoft board, but be aware here that the Cypress FX2(LP) chip can only tolerate a maximum of 5V I/O. Better would be to use a clamp circuit like shown at Spiralbrain's Blog (but you do not need to add another EEPROM for sigrok with fx2lafw!). A buffer circuit using a 74HC241 IC for protection is also possible. Check the fx2lafw page to see which protection circuits are used on other logic analyzer boards.

More information can be found in Circuits for barebone boards.

Resources