Difference between revisions of "ASIX OMEGA"
Jump to navigation
Jump to search
m (→Example usage) |
Uwe Hermann (talk | contribs) (Not being actively worked on currently AFAICS, set to planned.) |
||
| Line 7: | Line 7: | ||
| image = [[File:ASIX Omega.png|180px]] | | image = [[File:ASIX Omega.png|180px]] | ||
| name = ASIX Omega | | name = ASIX Omega | ||
| status = | | status = planned | ||
| source_code_dir = asix-sigma | | source_code_dir = asix-sigma | ||
| channels = 16 | | channels = 16 | ||
| Line 22: | Line 22: | ||
The '''ASIX OMEGA''' is a USB-based, 16-channel logic analyzer with up to 400MHz sampling rate. | The '''ASIX OMEGA''' is a USB-based, 16-channel logic analyzer with up to 400MHz sampling rate. | ||
See [[ASIX OMEGA/Info]] for more details (such as '''lsusb - | See [[ASIX OMEGA/Info]] for more details (such as '''lsusb -v''' output) about the device. | ||
== Hardware == | == Hardware == | ||
| Line 63: | Line 63: | ||
[[Category:Device]] | [[Category:Device]] | ||
[[Category:Logic analyzer]] | [[Category:Logic analyzer]] | ||
[[Category: | [[Category:Planned]] | ||
Revision as of 11:51, 29 October 2018
The ASIX OMEGA is new version of ASIX SIGMA logic analyzer. It is a 16 channel logic analyzer with sample rate support up to 400 MHz and with 512 Mbit on-board memory. It uses Huffman compression and achieves much better compression ratio than SIGMA. Two or more OMEGA analyzers can be connected in with synchronization cable and use more inputs.
 | |
| Status | planned |
|---|---|
| Source code | asix-sigma |
| Channels | 16 |
| Samplerate | 400MHz @ 8ch, 200MHz @ 16 |
| Samplerate (state) | ? |
| Triggers | value, edge, duration, sequence, counter, logical ops |
| Min/max voltage | -0.3V — 5.5V |
| Threshold voltage | Fixed: VIH=2.0V, VIL=0.8V (suitable for TTL, LVTTL, 2.7-5.5V CMOS) |
| Memory | 512 megabit |
| Compression | "real-time hardware data compression" |
| Website | asix.net |
The ASIX OMEGA is a USB-based, 16-channel logic analyzer with up to 400MHz sampling rate.
See ASIX OMEGA/Info for more details (such as lsusb -v output) about the device.
Hardware
- Xilinx Spartan XC3S200A (FPGA)
- FTDI FT232HL (USB connectivity)
- SOT23-5 EEPROM for FTDI FT232H
- 2 x NXP LVC245A (buffer / level shifter)
- LC125A (buffer / level shifter)
- 2 x MT48LC16M16A2B4-7E (DRAM for sample data)
- ICS570BL (IDT, "multiplier and zero delay buffer", trigger clock sync?)
- MF204A (LVDS line driver)
- multiple regulators, and stuff ...
Photos
Documentation
TODO
Example usage
TODO
(will be using the Asix Sigma/Sigma2 driver -- models can be told from serial numbers)
Firmware
TODO
Resources
TODO