<?xml version="1.0"?>
<feed xmlns="http://www.w3.org/2005/Atom" xml:lang="en">
	<id>https://sigrok.org/w/api.php?action=feedcontributions&amp;feedformat=atom&amp;user=Xunil</id>
	<title>sigrok - User contributions [en]</title>
	<link rel="self" type="application/atom+xml" href="https://sigrok.org/w/api.php?action=feedcontributions&amp;feedformat=atom&amp;user=Xunil"/>
	<link rel="alternate" type="text/html" href="https://sigrok.org/wiki/Special:Contributions/Xunil"/>
	<updated>2026-04-21T08:30:16Z</updated>
	<subtitle>User contributions</subtitle>
	<generator>MediaWiki 1.37.1</generator>
	<entry>
		<id>https://sigrok.org/w/index.php?title=Intronix_Logicport_LA1034&amp;diff=312</id>
		<title>Intronix Logicport LA1034</title>
		<link rel="alternate" type="text/html" href="https://sigrok.org/w/index.php?title=Intronix_Logicport_LA1034&amp;diff=312"/>
		<updated>2010-04-04T20:11:20Z</updated>

		<summary type="html">&lt;p&gt;Xunil: &lt;/p&gt;
&lt;hr /&gt;
&lt;div&gt;[[File:Intronix_Logicport.jpg|thumb|right|Intronix Logicport]]&lt;br /&gt;
[[File:Intronix_Logicport_with_probes.jpg|thumb|right|Intronix Logicport with probes connector attached]]&lt;br /&gt;
[[File:Intronix_Logicport_PCB_Front.jpg|thumb|right|PCB front view]]&lt;br /&gt;
[[File:Intronix_Logicport_PCB_Back.jpg|thumb|right|PCB back view]]&lt;br /&gt;
[[File:Intronix_Logicport_Circuit_Detail.jpg|thumb|right|Circuit detail]]&lt;br /&gt;
&lt;br /&gt;
The [http://www.pctestinstruments.com/ Intronix Logicport LA1034] is an FPGA-based logic analyzer, capable of sampling data on 34 channels at up to 500MHz. It has very limited memory, however, and can only use compression at rates up to 200MHz.&lt;br /&gt;
&lt;br /&gt;
The board is mostly composed of the following components:&lt;br /&gt;
* Altera EP1C4F324C6 (FPGA)&lt;br /&gt;
* FTDI FT245BM (USB interface)&lt;br /&gt;
* AT93C46 (small EEPROM, for storing the FTDI&amp;#039;s USB vendor and product ID)&lt;br /&gt;
&lt;br /&gt;
See [[Intronix_Logicport/Info]].&lt;br /&gt;
== Resources ==&lt;br /&gt;
&lt;br /&gt;
* [http://lostscrews.com/viewtopic.php?f=8&amp;amp;t=40 LostScrews: Intronix Logicport]&lt;br /&gt;
* More [http://xunil.net/~xunil/intronix/ Intronix Logicport] photos&lt;/div&gt;</summary>
		<author><name>Xunil</name></author>
	</entry>
	<entry>
		<id>https://sigrok.org/w/index.php?title=Intronix_Logicport/Info&amp;diff=311</id>
		<title>Intronix Logicport/Info</title>
		<link rel="alternate" type="text/html" href="https://sigrok.org/w/index.php?title=Intronix_Logicport/Info&amp;diff=311"/>
		<updated>2010-04-04T20:10:39Z</updated>

		<summary type="html">&lt;p&gt;Xunil: &lt;/p&gt;
&lt;hr /&gt;
&lt;div&gt;== lsusb output ==&lt;br /&gt;
For reasons which are not entirely clear, the Logicport identifies as an FTDI device (despite having an EEPROM in which to store a unique VID/PID).&lt;br /&gt;
&lt;br /&gt;
  $ &amp;#039;&amp;#039;&amp;#039;sudo lsusb -vvv -d 0403:dc48&amp;#039;&amp;#039;&amp;#039;&lt;br /&gt;
  Bus 002 Device 020: ID 0403:dc48 Future Technology Devices International, Ltd&lt;br /&gt;
  Device Descriptor:&lt;br /&gt;
    bLength                18&lt;br /&gt;
    bDescriptorType         1&lt;br /&gt;
    bcdUSB               1.10&lt;br /&gt;
    bDeviceClass            0 (Defined at Interface level)&lt;br /&gt;
    bDeviceSubClass         0&lt;br /&gt;
    bDeviceProtocol         0&lt;br /&gt;
    bMaxPacketSize0         8&lt;br /&gt;
    idVendor           0x0403 Future Technology Devices International, Ltd&lt;br /&gt;
    idProduct          0xdc48&lt;br /&gt;
    bcdDevice            4.00&lt;br /&gt;
    iManufacturer           1 Intronix&lt;br /&gt;
    iProduct                2 LogicPort Logic Analyzer&lt;br /&gt;
    iSerial                 3 19991909&lt;br /&gt;
    bNumConfigurations      1&lt;br /&gt;
    Configuration Descriptor:&lt;br /&gt;
      bLength                 9&lt;br /&gt;
      bDescriptorType         2&lt;br /&gt;
      wTotalLength           32&lt;br /&gt;
      bNumInterfaces          1&lt;br /&gt;
      bConfigurationValue     1&lt;br /&gt;
      iConfiguration          0&lt;br /&gt;
      bmAttributes         0x80&lt;br /&gt;
        (Bus Powered)&lt;br /&gt;
      MaxPower              200mA&lt;br /&gt;
      Interface Descriptor:&lt;br /&gt;
        bLength                 9&lt;br /&gt;
        bDescriptorType         4&lt;br /&gt;
        bInterfaceNumber        0&lt;br /&gt;
        bAlternateSetting       0&lt;br /&gt;
        bNumEndpoints           2&lt;br /&gt;
        bInterfaceClass       255 Vendor Specific Class&lt;br /&gt;
        bInterfaceSubClass    255 Vendor Specific Subclass&lt;br /&gt;
        bInterfaceProtocol    255 Vendor Specific Protocol&lt;br /&gt;
        iInterface              2 LogicPort Logic Analyzer&lt;br /&gt;
        Endpoint Descriptor:&lt;br /&gt;
          bLength                 7&lt;br /&gt;
          bDescriptorType         5&lt;br /&gt;
          bEndpointAddress     0x81  EP 1 IN&lt;br /&gt;
          bmAttributes            2&lt;br /&gt;
            Transfer Type            Bulk&lt;br /&gt;
            Synch Type               None&lt;br /&gt;
            Usage Type               Data&lt;br /&gt;
          wMaxPacketSize     0x0040  1x 64 bytes&lt;br /&gt;
          bInterval               0&lt;br /&gt;
        Endpoint Descriptor:&lt;br /&gt;
          bLength                 7&lt;br /&gt;
          bDescriptorType         5&lt;br /&gt;
          bEndpointAddress     0x02  EP 2 OUT&lt;br /&gt;
          bmAttributes            2&lt;br /&gt;
            Transfer Type            Bulk&lt;br /&gt;
            Synch Type               None&lt;br /&gt;
            Usage Type               Data&lt;br /&gt;
          wMaxPacketSize     0x0040  1x 64 bytes&lt;br /&gt;
          bInterval               0&lt;br /&gt;
  Device Status:     0x0000&lt;br /&gt;
    (Bus Powered)&lt;/div&gt;</summary>
		<author><name>Xunil</name></author>
	</entry>
	<entry>
		<id>https://sigrok.org/w/index.php?title=Intronix_Logicport/Info&amp;diff=310</id>
		<title>Intronix Logicport/Info</title>
		<link rel="alternate" type="text/html" href="https://sigrok.org/w/index.php?title=Intronix_Logicport/Info&amp;diff=310"/>
		<updated>2010-04-04T20:09:36Z</updated>

		<summary type="html">&lt;p&gt;Xunil: Created page with &amp;#039;  $ &amp;#039;&amp;#039;&amp;#039;sudo lsusb -vvv -d 0403:dc48&amp;#039;&amp;#039;&amp;#039;    Bus 002 Device 020: ID 0403:dc48 Future Technology Devices International, Ltd   Device Descriptor:     bLength                18     bDe…&amp;#039;&lt;/p&gt;
&lt;hr /&gt;
&lt;div&gt;  $ &amp;#039;&amp;#039;&amp;#039;sudo lsusb -vvv -d 0403:dc48&amp;#039;&amp;#039;&amp;#039;&lt;br /&gt;
&lt;br /&gt;
  Bus 002 Device 020: ID 0403:dc48 Future Technology Devices International, Ltd&lt;br /&gt;
  Device Descriptor:&lt;br /&gt;
    bLength                18&lt;br /&gt;
    bDescriptorType         1&lt;br /&gt;
    bcdUSB               1.10&lt;br /&gt;
    bDeviceClass            0 (Defined at Interface level)&lt;br /&gt;
    bDeviceSubClass         0&lt;br /&gt;
    bDeviceProtocol         0&lt;br /&gt;
    bMaxPacketSize0         8&lt;br /&gt;
    idVendor           0x0403 Future Technology Devices International, Ltd&lt;br /&gt;
    idProduct          0xdc48&lt;br /&gt;
    bcdDevice            4.00&lt;br /&gt;
    iManufacturer           1 Intronix&lt;br /&gt;
    iProduct                2 LogicPort Logic Analyzer&lt;br /&gt;
    iSerial                 3 19991909&lt;br /&gt;
    bNumConfigurations      1&lt;br /&gt;
    Configuration Descriptor:&lt;br /&gt;
      bLength                 9&lt;br /&gt;
      bDescriptorType         2&lt;br /&gt;
      wTotalLength           32&lt;br /&gt;
      bNumInterfaces          1&lt;br /&gt;
      bConfigurationValue     1&lt;br /&gt;
      iConfiguration          0&lt;br /&gt;
      bmAttributes         0x80&lt;br /&gt;
        (Bus Powered)&lt;br /&gt;
      MaxPower              200mA&lt;br /&gt;
      Interface Descriptor:&lt;br /&gt;
        bLength                 9&lt;br /&gt;
        bDescriptorType         4&lt;br /&gt;
        bInterfaceNumber        0&lt;br /&gt;
        bAlternateSetting       0&lt;br /&gt;
        bNumEndpoints           2&lt;br /&gt;
        bInterfaceClass       255 Vendor Specific Class&lt;br /&gt;
        bInterfaceSubClass    255 Vendor Specific Subclass&lt;br /&gt;
        bInterfaceProtocol    255 Vendor Specific Protocol&lt;br /&gt;
        iInterface              2 LogicPort Logic Analyzer&lt;br /&gt;
        Endpoint Descriptor:&lt;br /&gt;
          bLength                 7&lt;br /&gt;
          bDescriptorType         5&lt;br /&gt;
          bEndpointAddress     0x81  EP 1 IN&lt;br /&gt;
          bmAttributes            2&lt;br /&gt;
            Transfer Type            Bulk&lt;br /&gt;
            Synch Type               None&lt;br /&gt;
            Usage Type               Data&lt;br /&gt;
          wMaxPacketSize     0x0040  1x 64 bytes&lt;br /&gt;
          bInterval               0&lt;br /&gt;
        Endpoint Descriptor:&lt;br /&gt;
          bLength                 7&lt;br /&gt;
          bDescriptorType         5&lt;br /&gt;
          bEndpointAddress     0x02  EP 2 OUT&lt;br /&gt;
          bmAttributes            2&lt;br /&gt;
            Transfer Type            Bulk&lt;br /&gt;
            Synch Type               None&lt;br /&gt;
            Usage Type               Data&lt;br /&gt;
          wMaxPacketSize     0x0040  1x 64 bytes&lt;br /&gt;
          bInterval               0&lt;br /&gt;
  Device Status:     0x0000&lt;br /&gt;
    (Bus Powered)&lt;/div&gt;</summary>
		<author><name>Xunil</name></author>
	</entry>
	<entry>
		<id>https://sigrok.org/w/index.php?title=File:Intronix_Logicport_Circuit_Detail.jpg&amp;diff=258</id>
		<title>File:Intronix Logicport Circuit Detail.jpg</title>
		<link rel="alternate" type="text/html" href="https://sigrok.org/w/index.php?title=File:Intronix_Logicport_Circuit_Detail.jpg&amp;diff=258"/>
		<updated>2010-04-01T15:33:30Z</updated>

		<summary type="html">&lt;p&gt;Xunil: /* Source: */&lt;/p&gt;
&lt;hr /&gt;
&lt;div&gt;== Summary ==&lt;br /&gt;
&lt;br /&gt;
== Copyright status: ==&lt;br /&gt;
CC-BY-SA 3.0&lt;br /&gt;
&lt;br /&gt;
== Source: ==&lt;br /&gt;
Author: [[User:Xunil|Robert Liesenfeld]]&lt;/div&gt;</summary>
		<author><name>Xunil</name></author>
	</entry>
	<entry>
		<id>https://sigrok.org/w/index.php?title=File:Intronix_Logicport_Circuit_Detail.jpg&amp;diff=257</id>
		<title>File:Intronix Logicport Circuit Detail.jpg</title>
		<link rel="alternate" type="text/html" href="https://sigrok.org/w/index.php?title=File:Intronix_Logicport_Circuit_Detail.jpg&amp;diff=257"/>
		<updated>2010-04-01T15:33:14Z</updated>

		<summary type="html">&lt;p&gt;Xunil: /* Copyright status: */&lt;/p&gt;
&lt;hr /&gt;
&lt;div&gt;== Summary ==&lt;br /&gt;
&lt;br /&gt;
== Copyright status: ==&lt;br /&gt;
CC-BY-SA 3.0&lt;br /&gt;
&lt;br /&gt;
== Source: ==&lt;/div&gt;</summary>
		<author><name>Xunil</name></author>
	</entry>
	<entry>
		<id>https://sigrok.org/w/index.php?title=File:Intronix_Logicport_PCB_Back.jpg&amp;diff=256</id>
		<title>File:Intronix Logicport PCB Back.jpg</title>
		<link rel="alternate" type="text/html" href="https://sigrok.org/w/index.php?title=File:Intronix_Logicport_PCB_Back.jpg&amp;diff=256"/>
		<updated>2010-04-01T15:32:47Z</updated>

		<summary type="html">&lt;p&gt;Xunil: /* Source: */&lt;/p&gt;
&lt;hr /&gt;
&lt;div&gt;== Summary ==&lt;br /&gt;
&lt;br /&gt;
== Copyright status: ==&lt;br /&gt;
CC-BY-SA 3.0&lt;br /&gt;
&lt;br /&gt;
== Source: ==&lt;br /&gt;
Author: [[User:Xunil|Robert Liesenfeld]]&lt;/div&gt;</summary>
		<author><name>Xunil</name></author>
	</entry>
	<entry>
		<id>https://sigrok.org/w/index.php?title=File:Intronix_Logicport_PCB_Back.jpg&amp;diff=255</id>
		<title>File:Intronix Logicport PCB Back.jpg</title>
		<link rel="alternate" type="text/html" href="https://sigrok.org/w/index.php?title=File:Intronix_Logicport_PCB_Back.jpg&amp;diff=255"/>
		<updated>2010-04-01T15:32:38Z</updated>

		<summary type="html">&lt;p&gt;Xunil: /* Copyright status: */&lt;/p&gt;
&lt;hr /&gt;
&lt;div&gt;== Summary ==&lt;br /&gt;
&lt;br /&gt;
== Copyright status: ==&lt;br /&gt;
CC-BY-SA 3.0&lt;br /&gt;
&lt;br /&gt;
== Source: ==&lt;/div&gt;</summary>
		<author><name>Xunil</name></author>
	</entry>
	<entry>
		<id>https://sigrok.org/w/index.php?title=File:Intronix_Logicport_PCB_Front.jpg&amp;diff=254</id>
		<title>File:Intronix Logicport PCB Front.jpg</title>
		<link rel="alternate" type="text/html" href="https://sigrok.org/w/index.php?title=File:Intronix_Logicport_PCB_Front.jpg&amp;diff=254"/>
		<updated>2010-04-01T15:32:16Z</updated>

		<summary type="html">&lt;p&gt;Xunil: /* Source: */&lt;/p&gt;
&lt;hr /&gt;
&lt;div&gt;== Summary ==&lt;br /&gt;
&lt;br /&gt;
== Copyright status: ==&lt;br /&gt;
CC-BY-SA 3.0&lt;br /&gt;
&lt;br /&gt;
== Source: ==&lt;br /&gt;
Author: [[User:Xunil|Robert Liesenfeld]]&lt;/div&gt;</summary>
		<author><name>Xunil</name></author>
	</entry>
	<entry>
		<id>https://sigrok.org/w/index.php?title=File:Intronix_Logicport_PCB_Front.jpg&amp;diff=253</id>
		<title>File:Intronix Logicport PCB Front.jpg</title>
		<link rel="alternate" type="text/html" href="https://sigrok.org/w/index.php?title=File:Intronix_Logicport_PCB_Front.jpg&amp;diff=253"/>
		<updated>2010-04-01T15:32:08Z</updated>

		<summary type="html">&lt;p&gt;Xunil: /* Copyright status: */&lt;/p&gt;
&lt;hr /&gt;
&lt;div&gt;== Summary ==&lt;br /&gt;
&lt;br /&gt;
== Copyright status: ==&lt;br /&gt;
CC-BY-SA 3.0&lt;br /&gt;
&lt;br /&gt;
== Source: ==&lt;/div&gt;</summary>
		<author><name>Xunil</name></author>
	</entry>
	<entry>
		<id>https://sigrok.org/w/index.php?title=File:Intronix_Logicport_with_probes.jpg&amp;diff=252</id>
		<title>File:Intronix Logicport with probes.jpg</title>
		<link rel="alternate" type="text/html" href="https://sigrok.org/w/index.php?title=File:Intronix_Logicport_with_probes.jpg&amp;diff=252"/>
		<updated>2010-04-01T15:31:34Z</updated>

		<summary type="html">&lt;p&gt;Xunil: /* Source: */&lt;/p&gt;
&lt;hr /&gt;
&lt;div&gt;== Summary ==&lt;br /&gt;
&lt;br /&gt;
== Copyright status: ==&lt;br /&gt;
CC-BY-SA 3.0&lt;br /&gt;
&lt;br /&gt;
== Source: ==&lt;br /&gt;
Author: [[User:Xunil|Robert Liesenfeld]]&lt;/div&gt;</summary>
		<author><name>Xunil</name></author>
	</entry>
	<entry>
		<id>https://sigrok.org/w/index.php?title=File:Intronix_Logicport_with_probes.jpg&amp;diff=251</id>
		<title>File:Intronix Logicport with probes.jpg</title>
		<link rel="alternate" type="text/html" href="https://sigrok.org/w/index.php?title=File:Intronix_Logicport_with_probes.jpg&amp;diff=251"/>
		<updated>2010-04-01T15:31:05Z</updated>

		<summary type="html">&lt;p&gt;Xunil: /* Copyright status: */&lt;/p&gt;
&lt;hr /&gt;
&lt;div&gt;== Summary ==&lt;br /&gt;
&lt;br /&gt;
== Copyright status: ==&lt;br /&gt;
CC-BY-SA 3.0&lt;br /&gt;
&lt;br /&gt;
== Source: ==&lt;/div&gt;</summary>
		<author><name>Xunil</name></author>
	</entry>
	<entry>
		<id>https://sigrok.org/w/index.php?title=File:Intronix_Logicport.jpg&amp;diff=250</id>
		<title>File:Intronix Logicport.jpg</title>
		<link rel="alternate" type="text/html" href="https://sigrok.org/w/index.php?title=File:Intronix_Logicport.jpg&amp;diff=250"/>
		<updated>2010-04-01T15:30:43Z</updated>

		<summary type="html">&lt;p&gt;Xunil: /* Source: */&lt;/p&gt;
&lt;hr /&gt;
&lt;div&gt;== Summary ==&lt;br /&gt;
&lt;br /&gt;
== Copyright status: ==&lt;br /&gt;
CC-BY-SA 3.0&lt;br /&gt;
&lt;br /&gt;
== Source: ==&lt;br /&gt;
Author: [[User:Xunil|Robert Liesenfeld]]&lt;/div&gt;</summary>
		<author><name>Xunil</name></author>
	</entry>
	<entry>
		<id>https://sigrok.org/w/index.php?title=File:Intronix_Logicport.jpg&amp;diff=249</id>
		<title>File:Intronix Logicport.jpg</title>
		<link rel="alternate" type="text/html" href="https://sigrok.org/w/index.php?title=File:Intronix_Logicport.jpg&amp;diff=249"/>
		<updated>2010-04-01T15:28:22Z</updated>

		<summary type="html">&lt;p&gt;Xunil: /* Copyright status: */&lt;/p&gt;
&lt;hr /&gt;
&lt;div&gt;== Summary ==&lt;br /&gt;
&lt;br /&gt;
== Copyright status: ==&lt;br /&gt;
CC-BY-SA 3.0&lt;br /&gt;
&lt;br /&gt;
== Source: ==&lt;/div&gt;</summary>
		<author><name>Xunil</name></author>
	</entry>
	<entry>
		<id>https://sigrok.org/w/index.php?title=Main_Page&amp;diff=248</id>
		<title>Main Page</title>
		<link rel="alternate" type="text/html" href="https://sigrok.org/w/index.php?title=Main_Page&amp;diff=248"/>
		<updated>2010-04-01T15:27:03Z</updated>

		<summary type="html">&lt;p&gt;Xunil: &lt;/p&gt;
&lt;hr /&gt;
&lt;div&gt;&amp;lt;div style=&amp;quot;margin-top:0.5em; margin-bottom:0.5em; padding:0.5em 0.5em 0.5em 0.5em; background-color:#cfdfff; align:right; border:1px solid #aabbcc;&amp;quot;&amp;gt;&lt;br /&gt;
The &amp;#039;&amp;#039;&amp;#039;sigrok&amp;#039;&amp;#039;&amp;#039; project aims at creating a portable, cross-platform, Free/Libre/Open-Source logic analyzer software that supports various (usually USB-based) logic analyzer hardware products. The code is licensed under the terms of the &amp;#039;&amp;#039;&amp;#039;GNU GPL&amp;#039;&amp;#039;&amp;#039;.&lt;br /&gt;
&amp;lt;/div&amp;gt;&lt;br /&gt;
&lt;br /&gt;
== Design goals ==&lt;br /&gt;
&lt;br /&gt;
* &amp;#039;&amp;#039;&amp;#039;Hardware support&amp;#039;&amp;#039;&amp;#039;. Supports a wide variety of logic analyzer hardware from various vendors with different capabilities.&lt;br /&gt;
* &amp;#039;&amp;#039;&amp;#039;Cross-platform&amp;#039;&amp;#039;&amp;#039;. Works on Linux, Mac OS X and Windows, and on architectures including x86, ARM, Sparc and PowerPC.&lt;br /&gt;
* &amp;#039;&amp;#039;&amp;#039;Scriptable&amp;#039;&amp;#039;&amp;#039;. Extendable with protocol decoders and analyzers written in Python.&lt;br /&gt;
* &amp;#039;&amp;#039;&amp;#039;Format support&amp;#039;&amp;#039;&amp;#039;. Supports various input and output formats (raw, CSV, gnuplot, [http://en.wikipedia.org/wiki/Value_change_dump VCD], others).&lt;br /&gt;
&lt;br /&gt;
== Supported hardware ==&lt;br /&gt;
&lt;br /&gt;
&amp;lt;gallery widths=&amp;quot;120px&amp;quot; heights=&amp;quot;70px&amp;quot;&amp;gt;&lt;br /&gt;
File:Saleae Logic.jpg|&amp;lt;small&amp;gt;&amp;#039;&amp;#039;&amp;#039;[[Saleae Logic]]&amp;#039;&amp;#039;&amp;#039;&amp;lt;br /&amp;gt;(supported)&amp;lt;/small&amp;gt;&lt;br /&gt;
File:Open workbench logic sniffer.jpg|&amp;lt;small&amp;gt;&amp;#039;&amp;#039;&amp;#039;[[Openbench Logic Sniffer]]&amp;#039;&amp;#039;&amp;#039;&amp;lt;br /&amp;gt;(work in progress)&amp;lt;/small&amp;gt;&lt;br /&gt;
File:Cwav usbee sx.jpg|&amp;lt;small&amp;gt;&amp;#039;&amp;#039;&amp;#039;[[CWAV USBee SX]]&amp;#039;&amp;#039;&amp;#039;&amp;lt;br /&amp;gt;(coming up)&amp;lt;/small&amp;gt;&lt;br /&gt;
File:Braintechnology usb lps.jpg|&amp;lt;small&amp;gt;&amp;#039;&amp;#039;&amp;#039;[[Braintechnology USB-LPS]]&amp;#039;&amp;#039;&amp;#039;&amp;lt;br /&amp;gt;(planned)&amp;lt;/small&amp;gt;&lt;br /&gt;
File:Zeroplus Logic Cube.jpg|&amp;lt;small&amp;gt;&amp;#039;&amp;#039;&amp;#039;[[Zeroplus Logic Cube]]&amp;#039;&amp;#039;&amp;#039;&amp;lt;br /&amp;gt;(planned)&amp;lt;/small&amp;gt;&lt;br /&gt;
File:Buspirate v3.jpg|&amp;lt;small&amp;gt;&amp;#039;&amp;#039;&amp;#039;[[Buspirate]]&amp;#039;&amp;#039;&amp;#039;&amp;lt;br /&amp;gt;(planned)&amp;lt;/small&amp;gt;&lt;br /&gt;
File:Intronix Logicport.jpg|&amp;lt;small&amp;gt;&amp;#039;&amp;#039;&amp;#039;[[Intronix Logicport]]&amp;#039;&amp;#039;&amp;#039;&amp;lt;br /&amp;gt;(planned)&amp;lt;/small&amp;gt;&lt;br /&gt;
&amp;lt;/gallery&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&amp;lt;table width=&amp;quot;100%&amp;quot;&amp;gt;&lt;br /&gt;
&amp;lt;tr style=&amp;quot;vertical-align:top&amp;quot;&amp;gt;&lt;br /&gt;
&amp;lt;td style=&amp;quot;vertical-align:top&amp;quot;&amp;gt;&lt;br /&gt;
&lt;br /&gt;
== Development ==&lt;br /&gt;
&lt;br /&gt;
* [[TODO]]&lt;br /&gt;
* [[Status]]&lt;br /&gt;
* [[Design Ideas]]&lt;br /&gt;
* [[Protocol Decoders]]&lt;br /&gt;
* Build information:&lt;br /&gt;
** [[Linux]]&lt;br /&gt;
** [[Mac OS X]]&lt;br /&gt;
** [[Windows]]&lt;br /&gt;
&lt;br /&gt;
&lt;br /&gt;
&amp;lt;/td&amp;gt;&amp;lt;td style=&amp;quot;vertical-align:top&amp;quot;&amp;gt;&lt;br /&gt;
&lt;br /&gt;
== Documentation ==&lt;br /&gt;
&lt;br /&gt;
* [[Command-line]]&lt;br /&gt;
* [[GUI|Cross-platform GUI]]&lt;br /&gt;
* [[Formats and structures]]&lt;br /&gt;
* [[Hardware plugin API]]&lt;br /&gt;
* [[Output API]]&lt;br /&gt;
&lt;br /&gt;
&amp;lt;/td&amp;gt;&amp;lt;td style=&amp;quot;vertical-align:top&amp;quot;&amp;gt;&lt;br /&gt;
&lt;br /&gt;
== Getting in touch ==&lt;br /&gt;
&lt;br /&gt;
* Mailing lists: [https://lists.sourceforge.net/lists/listinfo/sigrok-devel sigrok-devel], [https://lists.sourceforge.net/lists/listinfo/sigrok-commits sigrok-commits].&lt;br /&gt;
* IRC: &amp;#039;&amp;#039;&amp;#039;[irc://chat.freenode.net/sigrok #sigrok]&amp;#039;&amp;#039;&amp;#039; on [http://www.freenode.net Freenode].&lt;br /&gt;
* identi.ca: [http://www.identi.ca/group/sigrok sigrok group]&lt;br /&gt;
* [[Press]]&lt;br /&gt;
&lt;br /&gt;
&amp;lt;/td&amp;gt;&lt;br /&gt;
&amp;lt;/tr&amp;gt;&lt;br /&gt;
&amp;lt;/table&amp;gt;&lt;br /&gt;
&lt;br /&gt;
&lt;br /&gt;
----&lt;br /&gt;
&lt;br /&gt;
&amp;#039;&amp;#039;&amp;#039;IMPORTANT: Please note that (unless explicitly specified otherwise) all contents in this wiki (including text and images) are released to the &amp;lt;span style=&amp;quot;color:red&amp;quot;&amp;gt;CC-BY-SA 3.0&amp;lt;/span&amp;gt;. If you don&amp;#039;t want that, please explicitly specify another free-ish license when adding pages or images to the wiki!&amp;#039;&amp;#039;&amp;#039;&lt;br /&gt;
&lt;br /&gt;
__NOTOC__&lt;br /&gt;
__NOEDITSECTION__&lt;/div&gt;</summary>
		<author><name>Xunil</name></author>
	</entry>
	<entry>
		<id>https://sigrok.org/w/index.php?title=File:Intronix_Logicport_Circuit_Detail.jpg&amp;diff=247</id>
		<title>File:Intronix Logicport Circuit Detail.jpg</title>
		<link rel="alternate" type="text/html" href="https://sigrok.org/w/index.php?title=File:Intronix_Logicport_Circuit_Detail.jpg&amp;diff=247"/>
		<updated>2010-04-01T15:25:07Z</updated>

		<summary type="html">&lt;p&gt;Xunil: &lt;/p&gt;
&lt;hr /&gt;
&lt;div&gt;== Summary ==&lt;br /&gt;
&lt;br /&gt;
== Copyright status: ==&lt;br /&gt;
&lt;br /&gt;
== Source: ==&lt;/div&gt;</summary>
		<author><name>Xunil</name></author>
	</entry>
	<entry>
		<id>https://sigrok.org/w/index.php?title=File:Intronix_Logicport_PCB_Back.jpg&amp;diff=246</id>
		<title>File:Intronix Logicport PCB Back.jpg</title>
		<link rel="alternate" type="text/html" href="https://sigrok.org/w/index.php?title=File:Intronix_Logicport_PCB_Back.jpg&amp;diff=246"/>
		<updated>2010-04-01T15:24:35Z</updated>

		<summary type="html">&lt;p&gt;Xunil: &lt;/p&gt;
&lt;hr /&gt;
&lt;div&gt;== Summary ==&lt;br /&gt;
&lt;br /&gt;
== Copyright status: ==&lt;br /&gt;
&lt;br /&gt;
== Source: ==&lt;/div&gt;</summary>
		<author><name>Xunil</name></author>
	</entry>
	<entry>
		<id>https://sigrok.org/w/index.php?title=File:Intronix_Logicport_PCB_Front.jpg&amp;diff=245</id>
		<title>File:Intronix Logicport PCB Front.jpg</title>
		<link rel="alternate" type="text/html" href="https://sigrok.org/w/index.php?title=File:Intronix_Logicport_PCB_Front.jpg&amp;diff=245"/>
		<updated>2010-04-01T15:24:14Z</updated>

		<summary type="html">&lt;p&gt;Xunil: &lt;/p&gt;
&lt;hr /&gt;
&lt;div&gt;== Summary ==&lt;br /&gt;
&lt;br /&gt;
== Copyright status: ==&lt;br /&gt;
&lt;br /&gt;
== Source: ==&lt;/div&gt;</summary>
		<author><name>Xunil</name></author>
	</entry>
	<entry>
		<id>https://sigrok.org/w/index.php?title=File:Intronix_Logicport_with_probes.jpg&amp;diff=244</id>
		<title>File:Intronix Logicport with probes.jpg</title>
		<link rel="alternate" type="text/html" href="https://sigrok.org/w/index.php?title=File:Intronix_Logicport_with_probes.jpg&amp;diff=244"/>
		<updated>2010-04-01T15:23:57Z</updated>

		<summary type="html">&lt;p&gt;Xunil: &lt;/p&gt;
&lt;hr /&gt;
&lt;div&gt;== Summary ==&lt;br /&gt;
&lt;br /&gt;
== Copyright status: ==&lt;br /&gt;
&lt;br /&gt;
== Source: ==&lt;/div&gt;</summary>
		<author><name>Xunil</name></author>
	</entry>
	<entry>
		<id>https://sigrok.org/w/index.php?title=File:Intronix_Logicport.jpg&amp;diff=243</id>
		<title>File:Intronix Logicport.jpg</title>
		<link rel="alternate" type="text/html" href="https://sigrok.org/w/index.php?title=File:Intronix_Logicport.jpg&amp;diff=243"/>
		<updated>2010-04-01T15:23:31Z</updated>

		<summary type="html">&lt;p&gt;Xunil: &lt;/p&gt;
&lt;hr /&gt;
&lt;div&gt;== Summary ==&lt;br /&gt;
&lt;br /&gt;
== Copyright status: ==&lt;br /&gt;
&lt;br /&gt;
== Source: ==&lt;/div&gt;</summary>
		<author><name>Xunil</name></author>
	</entry>
	<entry>
		<id>https://sigrok.org/w/index.php?title=Intronix_Logicport_LA1034&amp;diff=242</id>
		<title>Intronix Logicport LA1034</title>
		<link rel="alternate" type="text/html" href="https://sigrok.org/w/index.php?title=Intronix_Logicport_LA1034&amp;diff=242"/>
		<updated>2010-04-01T15:23:02Z</updated>

		<summary type="html">&lt;p&gt;Xunil: &lt;/p&gt;
&lt;hr /&gt;
&lt;div&gt;[[File:Intronix_Logicport.jpg|thumb|right|Intronix Logicport]]&lt;br /&gt;
[[File:Intronix_Logicport_with_probes.jpg|thumb|right|Intronix Logicport with probes connector attached]]&lt;br /&gt;
[[File:Intronix_Logicport_PCB_Front.jpg|thumb|right|Intronix Logicport, PCB front view]]&lt;br /&gt;
[[File:Intronix_Logicport_PCB_Back.jpg|thumb|right|Intronix Logicport, PCB back view]]&lt;br /&gt;
[[File:Intronix_Logicport_Circuit_Detail.jpg|thumb|right|Intronix Logicport, circuit detail]]&lt;br /&gt;
&lt;br /&gt;
The Intronix Logicport LA1034 is an FPGA-based logic analyzer, capable of sampling data on 34 channels at up to 500Mhz. It has very limited memory, however, and can only use compression at rates up to 200Mhz. It is available from [http://www.pctestinstruments.com/ http://www.pctestinstruments.com/].&lt;br /&gt;
&lt;br /&gt;
The board is mostly composed of the following components:&lt;br /&gt;
* Altera EP1C4F324C6 (FPGA)&lt;br /&gt;
* FTDI FT245BM (USB interface)&lt;br /&gt;
* AT93C46 (small EEPROM, for storing the FTDI&amp;#039;s USB vendor and product ID)&lt;/div&gt;</summary>
		<author><name>Xunil</name></author>
	</entry>
</feed>