X-Git-Url: https://sigrok.org/gitweb/?p=libsigrokdecode.git;a=blobdiff_plain;f=decoders%2Fparallel%2Fpd.py;fp=decoders%2Fparallel%2Fpd.py;h=4c09d86235e45b0d332511f91826ae59c364e191;hp=140b7b8b34a6f5f3eb697977d688a9f59c8bcfa6;hb=b0ac80e2f0a147ddaeab525604d8b0cacf0fd6cd;hpb=f30fdbb692c00d2dc2b9199384d17a49e886a7c9

diff --git a/decoders/parallel/pd.py b/decoders/parallel/pd.py
index 140b7b8..4c09d86 100644
--- a/decoders/parallel/pd.py
+++ b/decoders/parallel/pd.py
@@ -176,10 +176,11 @@ class Decoder(srd.Decoder):
             for i in range(1, len(self.optional_channels)):
                 if self.has_channel(i):
                     conds.append({i: 'e'})
-            while True:
-                self.handle_bits(self.wait(conds)[1:])
         else:
             # Sample on the rising or falling CLK edge (depends on config).
-            while True:
-                pins = self.wait({0: self.options['clock_edge'][0]})
-                self.handle_bits(pins[1:])
+            edge = self.options['clock_edge'][0]
+            conds = [{0: edge}]
+
+        while True:
+            pins = self.wait(conds)
+            self.handle_bits(pins[1:])