]> sigrok.org Git - sigrok-dumps.git/commitdiff
Add a square wave digital + analog capture.
authorUwe Hermann <redacted>
Thu, 10 Aug 2017 22:36:44 +0000 (00:36 +0200)
committerUwe Hermann <redacted>
Thu, 10 Aug 2017 22:58:34 +0000 (00:58 +0200)
misc/square_wave_analog/100khz_clock_2logic_1analog.sr [new file with mode: 0644]
misc/square_wave_analog/README [new file with mode: 0644]

diff --git a/misc/square_wave_analog/100khz_clock_2logic_1analog.sr b/misc/square_wave_analog/100khz_clock_2logic_1analog.sr
new file mode 100644 (file)
index 0000000..670e8bc
Binary files /dev/null and b/misc/square_wave_analog/100khz_clock_2logic_1analog.sr differ
diff --git a/misc/square_wave_analog/README b/misc/square_wave_analog/README
new file mode 100644 (file)
index 0000000..267d41e
--- /dev/null
@@ -0,0 +1,19 @@
+-------------------------------------------------------------------------------
+Analog clock signal
+-------------------------------------------------------------------------------
+
+This is a set of example captures of a clock signal (rectangle signal)
+generated using a function generator, sampled using an LA/MSO.
+
+
+Logic analyzer setup
+--------------------
+
+The logic analyzer used was a Noname LHT00SU1 (at 12MHz):
+
+  Probe       Signal
+  -------------------------------
+  1DCH        100kHz clock signal
+  2DCH        same 100kHz clock signal
+  1ACH        same 100kHz clock signal
+