]> sigrok.org Git - sigrok-dumps.git/commitdiff
Add ON Semi CAT24C256 example dump.
authorwhitequark <redacted>
Mon, 21 May 2018 16:11:06 +0000 (16:11 +0000)
committerUwe Hermann <redacted>
Mon, 21 May 2018 16:18:20 +0000 (18:18 +0200)
i2c/eeprom_24xx/onsemi_cat24c256/README [new file with mode: 0644]
i2c/eeprom_24xx/onsemi_cat24c256/glasgow-firmware-flash.sr [new file with mode: 0644]

diff --git a/i2c/eeprom_24xx/onsemi_cat24c256/README b/i2c/eeprom_24xx/onsemi_cat24c256/README
new file mode 100644 (file)
index 0000000..b9cd715
--- /dev/null
@@ -0,0 +1,31 @@
+-------------------------------------------------------------------------------
+ON Semi CAT24C256
+-------------------------------------------------------------------------------
+
+This is a set of example captures of ON Semi CAT24C256 I2C traffic.
+
+Details:
+http://www.onsemi.com/PowerSolutions/product.do?id=CAT24C256
+https://www.onsemi.com/pub/Collateral/CAT24C256-D.PDF
+https://github.com/whitequark/Glasgow
+
+
+Logic analyzer setup
+--------------------
+
+The logic analyzer used was an mcupro Saleae 16 clone (at 2 MHz).
+
+  Probe       I2C pin
+  -------------------
+  0 (black)   SCL
+  1 (brown)   SDA
+
+
+glasgow-firmware-flash.sr
+-------------------------
+
+This is the I2C communication of the FX2_MEM EEPROM being flashed with
+8051 firmware and then verified on a Glasgow board. Only the changed bytes are
+written, which is why there are two read sequences. The uneven pages are
+because of the EP0 buffer being limited to 64 bytes.
+
diff --git a/i2c/eeprom_24xx/onsemi_cat24c256/glasgow-firmware-flash.sr b/i2c/eeprom_24xx/onsemi_cat24c256/glasgow-firmware-flash.sr
new file mode 100644 (file)
index 0000000..bfe63f5
Binary files /dev/null and b/i2c/eeprom_24xx/onsemi_cat24c256/glasgow-firmware-flash.sr differ