Difference between revisions of "Sysclk LWLA1034"
Jump to navigation
Jump to search
(Fill in some more Infobox details) |
Uwe Hermann (talk | contribs) m |
||
| Line 24: | Line 24: | ||
* Cypress CY7C68013A-56 (FX2) USB interface chip | * Cypress CY7C68013A-56 (FX2) USB interface chip | ||
* Cypress 256k×36 SRAM (likely a [http://www.cypress.com/?mpn=CY7C1361C-133AXC CY7C1361C-133AXC] or similar) | * Cypress 256k×36 SRAM (likely a [http://www.cypress.com/?mpn=CY7C1361C-133AXC CY7C1361C-133AXC] or similar) | ||
The not-installed 10-pin connector between the USB socket and the large capacitor seems to connect to the JTAG pins of the FPGA. | |||
== Photos == | == Photos == | ||
<gallery> | |||
File:Sysclk lwla1034 device top.jpg | |||
File:Sysclk lwla1034 device bottom.jpg | |||
File:Sysclk lwla1034 device connector.jpg | |||
File:Sysclk lwla1034 device usb.jpg | |||
File:Sysclk lwla1034 device open.jpg | |||
File:Sysclk lwla1034 pcb top2.jpg | |||
File:Sysclk lwla1034 pcb bottom2.jpg | |||
File:Sysclk lwla1034 altera cyclone2.jpg | |||
File:Sysclk lwla1034 cypress sram.jpg | |||
File:Sysclk lwla1034 cypress fx2.jpg | |||
File:Sysclk lwla1034 24c64n otherso8 crystal.jpg | |||
File:Sysclk lwla1034 crystal 50mhz.jpg | |||
File:Sysclk lwla1034 crystal 40mhz.jpg | |||
File:Sysclk lwla1034 ams1117 33.jpg | |||
File:Sysclk lwla1034 ams1117 12.jpg | |||
</gallery> | |||
(Note: The yellow/greenish markings weren't there, they're added by the photographer) | |||
''' PCB for another device''': | |||
<gallery> | <gallery> | ||
File:Sysclk lwla1034 pcb top.jpg|<small>PCB, top</small> | File:Sysclk lwla1034 pcb top.jpg|<small>PCB, top</small> | ||
| Line 34: | Line 57: | ||
File:Sysclk lwla1034 chip3 removed marking.jpg|<small>SRAM (marking removed)</small> | File:Sysclk lwla1034 chip3 removed marking.jpg|<small>SRAM (marking removed)</small> | ||
</gallery> | </gallery> | ||
== Software == | == Software == | ||
Revision as of 00:25, 5 January 2014
 | |
| Status | in progress |
|---|---|
| Channels | 34 |
| Samplerate | 125MHz (max) |
| Samplerate (state) | ? |
| Triggers | 34 + extern |
| Min/max voltage | 0-5V |
| Threshold voltage | ? |
| Memory | 256Kbit/channel |
| Compression | RLE |
| Website | taobao.com |
The Sysclk LWLA1034 is a USB-based, 34-channel logic analyzer with up to 125MHz sampling rate.
See Sysclk LWLA1034/Info for more details (such as lsusb -v output) about the device.
Hardware
- Altera EP2C5Q208C8N (Cyclone II) FPGA
- Cypress CY7C68013A-56 (FX2) USB interface chip
- Cypress 256k×36 SRAM (likely a CY7C1361C-133AXC or similar)
The not-installed 10-pin connector between the USB socket and the large capacitor seems to connect to the JTAG pins of the FPGA.
Photos
(Note: The yellow/greenish markings weren't there, they're added by the photographer)
PCB for another device:
PCB, top
PCB, bottom
PCB, close-up
Cypress FX2
SRAM (marking removed)
Software
Firmware
- The FX2 firmware appears to be loaded from an EEPROM on the board, so that the final USB device descriptor is immediately available on power-up.
- Endpoint 4 appears to be used exclusively for loading a new bitstream into the FPGA.
- Endpoint 2 is apparently used for sending commands to the FPGA firmware, with responses (if any) coming in from endpoint 6.
Reverse engineering of the vendor protocol is currently in progress. See Sysclk LWLA1034/Protocol for a documentation of the findings gathered so far.