Difference between revisions of "KingST KQS3506-LA16100"

From sigrok
Jump to navigation Jump to search
m (→‎Hardware: CPLD pinout.)
Line 35: Line 35:
'''I2C EEPROM:'''
'''I2C EEPROM:'''


The Microchip 24LC02B is connected to the Cypress FX2. The '''WP''' pin of the EEPROM can be jumpered to low or high, in order to write-protect it (or not). The address pins (A0-A2) are all connected to GND, which makes the I2C EEPROM address of the EEPROM 0x50.
The Microchip 24LC02B is connected to the Cypress FX2. The '''WP''' pin of the EEPROM can be jumpered to low or high, in order to write-protect it (or not). The address pins (A0-A2) are all connected to GND, which makes the I2C slave address of the EEPROM 0x50.


{{chip_8pin|1=A0 <span style="color:green">(GND)</span>|2=A1 <span style="color:green">(GND)</span>|3= A2 <span style="color:green">(GND)</span>|4=GND|5=SDA <span style="color:green">(FX2 SDA)</span>|6=SCL <span style="color:green">(FX2 SCL)</span>|7=WP <span style="color:green">(jumper W2)</span>|8=VCC <span style="color:green">(3.3V)</span>}}
{{chip_8pin|1=A0 <span style="color:green">(GND)</span>|2=A1 <span style="color:green">(GND)</span>|3= A2 <span style="color:green">(GND)</span>|4=GND|5=SDA <span style="color:green">(FX2 SDA)</span>|6=SCL <span style="color:green">(FX2 SCL)</span>|7=WP <span style="color:green">(jumper W2)</span>|8=VCC <span style="color:green">(3.3V)</span>}}

Revision as of 11:08, 1 August 2013

KingST KQS3506-LA16100
Kingst kqs3506 la16100.png
Status planned
Channels 2/4/8/16
Samplerate 100/50/25/12.5MHz
Samplerate (state)
Triggers none (SW-only)
Min/max voltage -0.9V — 6V
Threshold voltage configurable:
for 1.8V to 3.6V systems: VIH=1.4V, VIL=0.7V
for 5V systems: VIH=3.6V, VIL=1.4V
Memory none
Compression yes
Website taobao.com

The KingST KQS3506-LA16100 is a USB-based, 16-channel logic analyzer with 100/50/25/12.5MHz sampling rate (at 2/4/8/16 enabled channels).

This is a clone of the Saleae Logic16.

See KingST KQS3506-LA16100/Info for more details (such as lsusb -vvv output) about the device.

Hardware


Pinouts and connections:

I2C EEPROM:

The Microchip 24LC02B is connected to the Cypress FX2. The WP pin of the EEPROM can be jumpered to low or high, in order to write-protect it (or not). The address pins (A0-A2) are all connected to GND, which makes the I2C slave address of the EEPROM 0x50.

A0 (GND) 1-   O -8 VCC (3.3V)
A1 (GND) 2- -7 WP (jumper W2)
A2 (GND) 3- -6 SCL (FX2 SCL)
GND 4- -5 SDA (FX2 SDA)

CLPD:

The Altera EPM3032A JTAG pins are available on the J3 pin header.

1 2 3 4 5 6 7 8 9 10 11
JTAG TDI I/O (FX2 PA7) I/O (FX2 PA6) GND I/O (FX2 PA5) I/O (FX2 PA4) JTAG TMS I/O (FX2 PA3) VCC I/O (FX2 PA2) GND
12 13 14 15 16 17 18 19 20 21 22
I/O (FX2 PA1) I/O (FX2 PA0) I/O (FPGA PROG_B) I/O (FPGA 94, IO_L05N_0) GND VCC I/O (FPGA 85, IO_L03P_0) I/O (FX2 CTL2) I/O (FX2 CTL1) I/O (FX2 CTL0) I/O (FPGA 51, DIN/MISO)
23 24 25 26 27 28 29 30 31 32 33
I/O (NC?) GND I/O (FPGA 97, IP0) JTAG TCK I/O (FPGA 53, CCLK) I/O (NC?) VCC GND I/O (FPGA 3, IO_L01P_3) JTAG TDO I/O (NC?)
34 35 36 37 38 39 40 41 42 43 44
I/O (NC?) I/O (NC?) GND I/O (NC?) I/O (NC?) I/O (NC?) I/O (NC?) VCC I/O (NC?) I/O (NC?) I/O (NC?)

JTAG header (CPLD):

The J3 pin header is a JTAG connector wired to the CPLD (it is not additionally wired to the FPGA in a JTAG chain). The pins are (from left to right):

1 2 3 4 5 6
TMS TDI TCK TDO GND 3.3V

Photos

TODO.

Protocol

See Saleae_Logic16#Protocol.

Resources