X-Git-Url: http://sigrok.org/gitweb/?p=sigrok-dumps.git;a=blobdiff_plain;f=spi%2Fenc28j60%2FREADME;fp=spi%2Fenc28j60%2FREADME;h=47d0415262eaa6fe7438476ac561be55bc870dfd;hp=0000000000000000000000000000000000000000;hb=8a05fd71d8881f3d898ff9bfac8867516f07ecad;hpb=c7692e182af6f603db6511ebae5109723cab42f1

diff --git a/spi/enc28j60/README b/spi/enc28j60/README
new file mode 100644
index 0000000..47d0415
--- /dev/null
+++ b/spi/enc28j60/README
@@ -0,0 +1,35 @@
+-------------------------------------------------------------------------------
+Microchip ENC28J60
+-------------------------------------------------------------------------------
+
+This is an example capture of the Microchip ENC28J60 SPI Ethernet chip.
+
+Details:
+http://ww1.microchip.com/downloads/en/DeviceDoc/39662e.pdf
+
+
+enc28j60-init-and-ping.sr
+-------------------------
+
+Capture contains the following 3 stages:
+
+1) Initialization phase where control registers are written.
+2) Polling phase that waits for the Ethernet link to be up.
+3) Two round-trips of ping packets (each consists of 1 RX of ICMP Echo Request
+   packet and 1 TX of ICMP Echo Reply packet).
+
+The chip was driven by a custom STM32F446 board running custom bare-metal
+firmware.
+
+
+Logic analyzer setup
+--------------------
+
+The logic analyzer used was a DSLogic Plus (at 50MHz, with SPI clock at 16MHz):
+
+  Probe       ENC28J60
+  --------------------
+  0           CS#
+  1           MISO
+  2           CLK
+  3           MOSI